STI5107 STMicroelectronics, STI5107 Datasheet

no-image

STI5107

Manufacturer Part Number
STI5107
Description
Low-cost Interactive Set-top Box Decoder
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STI5107-CYB
Manufacturer:
ST
0
Part Number:
STI5107-JYA STIO5211-UUC STI5518BQC
Manufacturer:
ST
0
Part Number:
STI5107-VYB
Manufacturer:
ST
0
Part Number:
STI51072YA-ES/A2T
Manufacturer:
ST
0
Part Number:
STI51073YA
Manufacturer:
ST
0
Part Number:
STI5107AYBB0L-VQ808XSA
Manufacturer:
ST
Quantity:
20 000
Part Number:
STI5107CYA
Manufacturer:
ST
Quantity:
20 000
Part Number:
STI5107CYA
Manufacturer:
ST
Quantity:
11 125
Part Number:
STI5107CYA
Manufacturer:
ST
Quantity:
13 772
Part Number:
STI5107CYB
Manufacturer:
STM
Quantity:
4 929
Company:
Part Number:
STI5107CYB
Quantity:
1 424
Part Number:
STI5107KBB
Manufacturer:
ST
Quantity:
12 130
Features
December 2006
For further information contact your local STMicroelectronics sales office.
Enhanced ST20 32-bit VL-RISC CPU
Unified memory interface
– up to166 MHz,16-bit wide SDR/DDR
Programmable flash memory interface
Programmable transport interface (PTI)
– single transport stream input
– support for DVB transport streams
MPEG-2 MP@ML video decoder
Graphics and display
– 3 display planes
– 8 bpp CLUT graphics
– 2D paced blitter engine with fill function
– digital video output: compliant with CCIR
PAL/NTSC/SECAM encoder
– RGB, CVBS, Y/C and YUV outputs with
SDRAM interface
601/CCIR 656
four 10-bit DAC outputs.
4K ICache
ST20 C1 core 200 MHz
TS in
PTI
DCU
System services
Int controller
4K DCache
ClockGen
2K SRAM
Reset
peripherals
Flash
16
FMI
FDMA
decoder
Audio
Low-cost interactive set-top box decoder
STx5107 interconnect
AudioL
AudioR
Audio
DACs
PCM
player
Video decoder
MP@ML
Rev 1
S/PDIF
S/PDIF
player
– encoding of CGMS, Teletext, WSS, VPS,
Audio subsystem
– simultaneous MPEG audio decode and
– IEC958/IEC1937 digital audio output
– integrated stereo audio DAC system
Central DMA controller
On-chip peripherals
– 2 ASCs (UARTs) with Tx and Rx FIFOs
– 3 banks of 8-bit and 1 bank of 7-bit parallel
– 1 smartcard interface and clock generator
– infrared transmitter/receiver
– integrated VCXO
Advanced security ready
JTAG/TAP interface
Package
– 23 mm x 23mm PBGA32
– 24 mm x 24 mm LQFP216
close caption
output of Dolby streams on S/PDIF
interface
I/O
2D graphics
Blitter display
ILC
UART (2) SmartCard 1
IR Tx/Rx
Comms peripherals
Comms block
SSCs (2)
16
GPIO (4)
DVO
TV out
Video quad
DACs
Video output
RGB / YC / CVBS
DDR/SDR
SDRAM
16
STi5107
LMI
Data Brief
www.st.com
1/14
1

Related parts for STI5107

STI5107 Summary of contents

Page 1

... AudioR peripherals S/PDIF 16 Audio DACs Audio S/PDIF player decoder FMI PCM player STx5107 interconnect FDMA MP@ML Video decoder Rev 1 STi5107 close caption output of Dolby streams on S/PDIF interface I/O DDR/SDR Comms peripherals SDRAM 16 16 UART (2) SmartCard 1 LMI IR Tx/Rx GPIO (4) ILC SSCs (2) Comms block TV out 2D graphics ...

Page 2

... Description 1.1 General The STi5107 is the latest in the family of Omega2 set-top box ICs providing a high- performance, low-cost system-on-chip(SoC) for MPEG processing in cable, satellite or digital terrestrial STBs pin compatible IC derived from the STx5105, that supports multiple platform using a unified architecture. STi5107 is compatible with the latest CA advanced security specifications ...

Page 3

... Basic satellite pay TV receiver STV06000 QPSK ZIF Rx Figure 3. Basic cable pay TV receiver QAM demodulator STV0297/J SDR or DDR Transport stream in STV0288 STi5107 Smart Card SDR or DDR Transport stream in Smart Card IR Tx/Rx RGB or YC+CVBS CVBS VCR Flash IR Tx/Rx RGB or YC+CVBS STi5107 CVBS VCR Flash Description 3/14 ...

Page 4

... Central DMA controller ● On-chip peripherals – 2 ASCs (UARTs) with Tx and Rx FIFOs – 3 banks of 8-bit and 1 bank of 7-bit parallel I/O – 1 smartcard interface and clock generator – 2 SSCs for I – infrared transmitter/receiver – integrated VCXO – low-power / RTC / watchdog controller 4/14 2 C/SPI master/slave interfaces STi5107 ...

Page 5

... STi5107 ● Advanced security ready – compatible with latest CA requirement ● JTAG/TAP interface ● Package – PBGA324 – LQFP216 Description 5/14 ...

Page 6

... The STi5107 has a local memory interface (LMI) and a peripheral/flash memory interface (FMI). The STi5107's LMI is used for all data requirements in unified memory applications, including graphics, video and audio buffers. It provides 16-bit wide SDR/DDR SDRAM interface that can operate at 166 MHz for both SDR or DDR memories. ...

Page 7

... Bus cycle strobe timings can be programmed from phases for slower peripherals. Support is provided for control of DVB-CI and ATAPI connection. 2.5 Transport stream processing The STi5107 supports single transport stream input possible to support DVB-CI configurations as shown in Figure 4. Dual DVB-CI support STV0288 Figure 5 ...

Page 8

... DVB standard sections using 96x 8-byte or 48x 16- byte filters. 2.6 MPEG graphics and display processing The MPEG graphics and display architecture shown in video-stream processing and display capabilities of the STi5107. Figure 6. Graphics and display subsystem SDRAM LMI ...

Page 9

... STi5107 2.7 Graphics and display 2.7.1 Display The STi5107 uses blitter based display architecture that allows the user to build a complex user interface with background color, still picture, video plane and on-screen display (OSD) as illustrated in Figure Figure 7. Example of composition ...

Page 10

... The OSD active signal can be used as a fast blanking signal to switch between CVBS and RGB, as illustrated in The STx5107 does not require any external PLL to lock its own pixel clock. It uses its own internal PLL, which reduces the overall BOM. Figure 8. Genlock support STi5107 CVBS from analog tuner 2.8 ...

Page 11

... DAC system, ● audio/digital frequency synthesizer: generates the PCM and sample rate clocks. 2.10 Central DMA controller The STi5107 has a multichannel, burst-capable direct memory access controller that supports the following: ● fast 2D unaligned memory to memory transfers of graphics and stills, ● ...

Page 12

... PLLs (532 MHz/400 MHz) that are divided down to produce a series of phase-related programmable clock channels. The STi5107 has a clock master. The Flash clock output may be phase aligned to optimize the external bus performance of the FMI. VCXO functionality has been integrated using a special purpose frequency synthesizer, thus removing the need for an external varactor diode or VCXO module ...

Page 13

... STi5107 3 Revision history Table 1. Document revision history Date Revision 05-Dec-2006 1 Initial release. Revision history Changes 13/14 ...

Page 14

... Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America 14/14 Please Read Carefully: © 2006 STMicroelectronics - All rights reserved STMicroelectronics group of companies www.st.com STi5107 ...

Related keywords