NCP1230 ON Semiconductor, NCP1230 Datasheet
NCP1230
Available stocks
Related parts for NCP1230
NCP1230 Summary of contents
Page 1
... PFC circuit during standby, thus reducing the no load power consumption. The NCP1230 itself goes into cycle skipping at light loads while limiting peak current (to 25% of nominal peak) so that no acoustic noise is generated. The NCP1230 has a high−voltage startup circuit that eliminates external components and reduces power consumption ...
Page 2
... V latch−off level which latches the output off until V is recycled. CC With a drive capability of +500 mA / −800 mA, the NCP1230 can drive large Qg MOSFETs. The controller accepts voltages and features a UVLO turn−off threshold of 7.7 V typical. ...
Page 3
Figure 2. Internal Circuit Architecture http://onsemi.com + + + 3 ...
Page 4
... ORDERING INFORMATION Device NCP1230D165R2G NCP1230D65R2 NCP1230D65R2G NCP1230D100R2 NCP1230D100R2G NCP1230D133R2 NCP1230D133R2G NCP1230P65 NCP1230P65G NCP1230P100 NCP1230P100G NCP1230P133 NCP1230P133G †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. Symbol ...
Page 5
ELECTRICAL CHARACTERISTICS unless otherwise noted.) CC PIN8 Characteristic Supply Section (All frequency versions, otherwise noted) Turn−On Threshold Level, V Going Minimum Operating Voltage after Turn−On V Decreasing Level at ...
Page 6
ELECTRICAL CHARACTERISTICS unless otherwise noted.) CC PIN8 Characteristic Internal Oscillator Oscillation Frequency, 65 kHz Version (V Oscillation Frequency, 100 kHz Version Oscillation Frequency, 133 kHz Version Internal Modulation Swing, in Percentage of ...
Page 7
TYPICAL PERFORMANCE CHARACTERISTICS 6.0 5.8 5.6 5.4 5.2 5.0 −50 − JUNCTION TEMPERATURE (°C) J Figure 5. V Latch Threshold vs. Temperature CC 3.1 133 kHz 2.7 2.3 100 kHz 1.9 65 kHz 1.5 ...
Page 8
TYPICAL PERFORMANCE CHARACTERISTICS 22 − 0 CC(off) 21.5 21.0 20.5 20.0 19.5 19.0 −50 − JUNCTION TEMPERATURE (°C) J Figure 11. Minimum Startup Voltage vs. Temperature ...
Page 9
TYPICAL PERFORMANCE CHARACTERISTICS 800 775 750 725 700 −50 − JUNCTION TEMPERATURE (°C) J Figure 17. V vs. Temperature skip 4.0 3.5 3.0 2.5 2.0 1.5 −50 −25 0 ...
Page 10
TYPICAL PERFORMANCE CHARACTERISTICS 10 9.0 8.0 7.0 6.0 5.0 4.0 −50 − JUNCTION TEMPERATURE (°C) J Figure 23. Internal Modulation Swing vs. Temperature 280 270 260 250 240 230 ...
Page 11
... TV, and computer monitors. The NCP1230 can be connected directly to a high voltage source providing lossless startup, and eliminating external startup circuitry. In addition, the NCP1230 has a PFC_V output pin which provides the bias supply power for a Power Factor Correction controller, or other logic ...
Page 12
... Peak primary current Current sense resistor Feedback divider ratio. SkipLevel + 3V @ 25% + 0.75V where: where the power level where the NCP1230 will go into in the skip mode L = Primary inductance NCP1230 controller frequency where: Eff = the power supply efficiency − ...
Page 13
... Example assume we are using the 65 kHz version of the NCP1230 kHz the dv/dt of the ramp is 130 mV/ms. Assuming we are designing a FLYBACK converter which has a primary inductance, Lp, of 350 mH, and the SMPS has a +12 V output with a Np:Ns ratio of 1:0.1. The OFF time ...
Page 14
... If the 125 msec timer expires while the NCP1230 is in the Skip Mode, SW1 opens and the PFC_Vcc output will shut down and will not be activated until the fault goes away and the power supply resumes normal operations ...
Page 15
The latch−off phase can also be initiated, more classically, when Vcc drops below UVLO (7.7 V typical). During this fault detection method, the controller will not wait for the Regulation 12 PWM CC 7.7 V ...
Page 16
... NCP1230 immediately stops the PWM drive pulses and permanently stays latched off until the bias supply to the NCP1230 is cycled down (Vcc must drop below 4.0 V, e.g. when the user unplugs the converter from the mains). This offers the designer the flexibility to implement an externally shutdown circuit (for example for overvoltage or overtemperature conditions) ...
Page 17
Vdd 20k 55k FB 2 10V 25k (Fresh PON (OCP) Current Max I P Sense 2.5 ms Figure 40. Soft−Start is Activated during a Startup Sequence or an OCP Condition Error ...
Page 18
... When activated (165°C typically) the controller turns off the PWM Drive Output. When this occurs, Vcc will drop (the rate is dependent on the NCP1230 loading and the size of the Vcc capacitor) because the controller is no longer delivering drive pulses to the auxiliary winding charging up the Vcc capacitor. When Vcc NCP1230 offers a nominal ± ...
Page 19
S −B− −T− SEATING PLANE 0.25 (0.010 PACKAGE DIMENSIONS SOIC−7 D1 SUFFIX CASE 751U−01 ISSUE C 0.25 (0.010 ...
Page 20
... C SEATING PLANE −Z− 0.25 (0.010 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. PACKAGE DIMENSIONS SOIC−8 D SUFFIX CASE 751−07 ISSUE ...
Page 21
... The product described herein (NCP1230), may be covered by the following U.S. patents: 6,271,735, 6,362,067, 6,385,060, 6,597,221. There may be other patents pending. ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “ ...