IS62C10248AL Integrated Silicon Solution, Inc., IS62C10248AL Datasheet - Page 9

• Manufacturer Part Number: IS62C10248AL
• Description: 1m X 8 Low Voltage, Ultra Low Power Cmos Static Ram
• Manufacturer: Integrated Silicon Solution, Inc.

IS62C10248AL, IS65C10248AL
Integrated Silicon Solution, Inc. — www.issi.com —
Rev. 00A
09/25/09
WRITE CYCLE SWITCHING CHARACTERISTICS
Notes:
1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V
2. The internal write time is defined by the overlap of CS1 LOW, CS2 HIGH, and WE LOW. All signals must be in valid states to initiate a Write, but any one can
3. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
4. t
AC WAVEFORMS
WRITE CYCLE NO. 1 (CS1/CS2 Controlled, OE = HIGH or LOW)
Symbol
t
t
t
t
t
t
t
t
t
t
and output loading specified in Figure 1.
go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
ADDRESS
wC
sCs1/
aw
ha
sa
Pwe
sd
hd
hzwe
lzwe
Pwe
(4)
> t
(3)
DOUT
t
(3)
sCs2
hzwe
CS1
CS2
DIN
WE
Parameter
Write Cycle Time
CS1/CS2 to Write End
Address Setup Time to Write End
Address Hold from Write End
Address Setup Time
WE Pulse Width
Data Setup to Write End
Data Hold from Write End
WE LOW to High-Z Output
WE HIGH to Low-Z Output
+ t
sd
when OE is LOW.
t
DATA UNDEFINED
SA
t
AW
t
HZWE
Min.
45
35
35
35
25
—
0
0
0
1-800-379-4774
5
t
t
SCS2
SCS1
45ns
t
WC
t
PWE
Max.
20
—
—
—
—
—
—
—
—
—
(1,2)
HIGH-Z
(Over Operating Range)
t
SD
DATA-IN VALID
Min.
55
45
45
40
30
—
0
0
0
5
t
HA
t
t
55 ns
LZWE
HD
Max.
20
—
—
—
—
—
—
—
—
—
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
9