MSC8144 Freescale Semiconductor, MSC8144 Datasheet - Page 39

no-image

MSC8144

Manufacturer Part Number
MSC8144
Description
Quad Core Digital Signal Processor
Manufacturer
Freescale Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MSC8144EVT1000B
Manufacturer:
KEMET
Quantity:
10 001
Part Number:
MSC8144SVT1000A
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MSC8144SVT800A
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MSC8144SVT800A
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MSC8144TVT1000A
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MSC8144TVT800A
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MSC8144VT1000A
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MSC8144VT800
Manufacturer:
FREESCAL
Quantity:
784
Part Number:
MSC8144VT800A
Manufacturer:
FREESCAL
Quantity:
600
Part Number:
MSC8144VT800A
Manufacturer:
FREESCAL
Quantity:
852
Part Number:
MSC8144VT800A
Manufacturer:
飞思卡尔FREESCALE
Quantity:
20 000
Part Number:
MSC8144VT800B
Manufacturer:
MOTOROLA
Quantity:
453
See also Reset Errata for PLL lock and reset duration.
2.7.4
This section describes the AC electrical characteristics for the DDR SDRAM interface.
2.7.4.1
Table 22 provides the input AC timing specifications for the DDR SDRAM when
Table 23 provides the input AC timing specifications for the DDR SDRAM when
Table 24 provides the input AC timing specifications for the DDR SDRAM interface.
Freescale Semiconductor
AC input low voltage
AC input high voltage
Note:
AC input low voltage
AC input high voltage
Note:
Controller Skew for MDQS—MDQ/MECC/MDM
• 400 MHz
• 333 MHz
• 266 MHz
• 200 MHz
Notes:
At recommended operating conditions with V
At recommended operating conditions with V
1.
2.
Output (I/O)
Output (I/O)
PORESET
HRESET
SRESET
DDR SDRAM AC Timing Specifications
t
captured with MDQS[n]. Subtract this value from the total timing budget.
At recommended operating conditions with V
Input
CISKEW
DDR SDRAM Input Timings
Table 23. DDR2 SDRAM Input AC Timing Specifications for 1.8-V Interface
Table 22. DDR SDRAM Input AC Timing Specifications for 2.5-V Interface
represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that is
Parameter
Parameter
MSC8144 Quad Core Digital Signal Processor Data Sheet, Rev. 1
Table 24. DDR SDRAM Input AC Timing Specifications
Parameter
1
Figure 8. Timing for a Reset Configuration Write
Reset configuration write
sequence during this
period.
1
RCW_SRC2,RCW_SRC1,RCW_SRC0,STOP_BS and RCFG_CLKIN_RNG
pins must be valid
DD
DD
2
of 2.5 ± 5%.
of 1.8 ± 5%.
DD
(1.8 V or 2.5 V) ± 5%
Symbol
Symbol
V
V
V
V
IH
IH
IL
IL
Symbol
t
CISKEW
V
V
MV
DD
DD
V
REF
(typ) = 2.5 V.
(typ) = 1.8 V.
REF
Min
Min
+ 0.25
+ 0.31
–365
–390
–428
–490
Min
Electrical Characteristics
3
MV
V
REF
REF
Max
Max
Max
365
390
428
490
– 0.25
– 0.31
Unit
Unit
Unit
ps
ps
ps
ps
V
V
V
V
39

Related parts for MSC8144