Pm39F010 Programmable Microelectronics Corporation (PMC), Pm39F010 Datasheet - Page 6
![no-image](/images/no-image-200.jpg)
Pm39F010
Manufacturer Part Number
Pm39F010
Description
5 Volt-only CMOS Flash Memory
Manufacturer
Programmable Microelectronics Corporation (PMC)
Datasheet
1.PM39F010.pdf
(22 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
Pm39F010-70JC
Manufacturer:
PIXEL
Quantity:
12 388
Part Number:
Pm39F010-70JC
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
Pm39F010-70JCE
Manufacturer:
PMC
Quantity:
20 000
Company:
Part Number:
Pm39F010-90JC
Manufacturer:
PMC
Quantity:
12 388
PMC
BLOCK DIAGRAM
DEVICE OPERATION
READ OPERATION
The access of Pm39F010/020/040 are similar to
EPROM. To read data, three control functions must be
satisfied:
( V
low ( V
( V
PRODUCT IDENTIFICATION
The product identification mode can be used to identify
the manufacturer and the device through hardware or
software read ID operation. See Table 1 for PMC Manu-
facturer ID and Device ID. The hardware ID mode is acti-
vated by applying a 12.0 Volt on A9 pin, typically used
by an external programmer for selecting the right pro-
gramming algorithm for the devices. Refer to Table 2 for
Bus Operation Modes. The software ID mode is acti-
vated by a three-bus-cycle command. See Table 3 for
Software Command Definition.
Programmable Microelectronics Corp.
IL
IH
).
)
• CE# is the chip enable and should be pulled low
• OE# is the output enable and should be pulled
• WE# is the write enable and should remains high
.
W E #
IL
C E #
O E #
).
C O M M A N D
R E G I S T E R
A0-A
M S
E R A S E / P R O G R A M
G E N E R A T O R
H I G H V O L T A G E
V O L T A G E
S W I T C H
Y - D E C O D E R
X - D E C O D E R
6
BYTE PROGRAMMING
The programming is a four-bus-cycle operation and the
data is programmed into the devices (to a logical “0”) on
a byte-by-byte basis. See Table 3 for Software Com-
mand Definition. A program operation is activated by writ-
ing the three-byte command sequence followed by pro-
gram address and one byte of program data into the
devices. The addresses are latched on the falling edge
of WE# or CE# whichever occurs later, and the data are
latched on the rising edge of WE# or CE# whichever
occurs first. The internal control logic automatically
handles the internal programming voltages and timing.
A data “0” can not be programmed back to a “1”. Only
erase operation can convert the “0”s to “1”s. The Data#
Polling on I/O7 or Toggle Bit on I/O6 can be used to
detect the progress or completion of a program cycle.
C E , O E L O G I C
Pm39F010 / Pm39F020 / Pm39F040
L A T C H
D A T A
Y - G A T I N G
I/O BUFFERS
M E M O R Y
Issue Date: December, 2003, Rev: 1.2
A R R A Y
S E N S E
I/O0-I/O7
A M P