S1M8660AX01-F0T0 Samsung Semiconductor, Inc., S1M8660AX01-F0T0 Datasheet - Page 13

no-image

S1M8660AX01-F0T0

Manufacturer Part Number
S1M8660AX01-F0T0
Description
Cdma/pcs/gps Triple Mode IF/ Baseband IC
Manufacturer
Samsung Semiconductor, Inc.
Datasheet
RX IF/BBA WITH GPS
RX VOLTAGE CONTROLLED OSCILLATOR(VCO)
S1M8662A includes the Rx LO block having the VCO and quad-phase generator. The quad-phase generator
outputs I-phase and Q-phase clocks with 1/2, 1/3, 1/4 or 1/6 the VCO frequency and sends them to the QPSK
modulator. The VCO buffer is used when the VCO output is sent to the external RX PLL. Although the allowable
VCO frequency is determined based on an external time constant, it can only range between approx. 100MHz to
500MHz, suggesting that the maximum input IF frequency is 250MHz.
Serial Port Interface(SPI)
S1M8662A is equipped with the Serial I/F. All internal functions can be controlled through a common bus using
an external controller. S1M8662A is designed to be completely compatible with MSM series of Qualcomm. Here,
the modem is the master and S1M8662A the slave.
Each pin which uses the SPI bus has the following common functions.
Serial Port Interface Operation
The modem, the master, controls slaves such as S1M8662A using the SPI bus.
The STB falling edge indicates the start of the serial I/F data transmission. The STB becomes high to mark the
end of the data transmission.
(Data sent after the STB turns high are not valid.)
Serial line data is captured and stored as soon as the BBA or the MODEM places the clock on the falling edge.
The SPI 3-line must remain high for at least 1-clock cycle in order to sent new data.
The MSB always outputs the data line data.
After 9-clocks, which is required to send data, the data line driver opens the data line, at which time the data line
becomes high because of the external pull-up resistance.
Serial Data Transfer format
S1M8662A and S1M8657 are all slave devices with the SPI bus. What differentiate them from one another is
their different device IDs. Each company has its own characteristic SPI bus configuration , but normally the 3-line
bus is most often used and sometimes the 2-line bus such as the IIC bus.
Figure 7. shows the serial data transfer format.
The STB(STROBE) for the serial bus start signal is used to initialize serial data transmission.
Serial BUS DATA is used for the bi-direction data input /output at serial data transmission.
Because it is an open drain type pin, it requires the pull-up resistance of approx. 8k .
Serial BUS CLK is used to synchronize the data input/output at serial data transmission.
S1M8662A (Preliminary)
13

Related parts for S1M8660AX01-F0T0