78Q8430 Maxim Integrated Products, 78Q8430 Datasheet - Page 43
![no-image](/images/manufacturer_photos/0/4/417/maxim_integrated_products_sml.jpg)
78Q8430
Manufacturer Part Number
78Q8430
Description
Manufacturer
Maxim Integrated Products
Datasheet
1.78Q8430.pdf
(88 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
78Q8430-100IGT/F
Manufacturer:
Maxim Integrated
Quantity:
10 000
Company:
Part Number:
78Q8430-100IGTR/F
Manufacturer:
Maxim Integrated
Quantity:
10 000
DS_8430_001
PMCSR. This action will clear the WAKE event and clear the WAKE bit in the HIR and the PMEB primary
output, if it was enabled. If the HNR timer expires before the host clears the WAKE event then the QDR
bit for QUE5 is set triggering the transmission of the HNR frame contained in QUE5. The length of the
HNR timer is determined by the value contained in the Host Not Responding Count Register (HNRCR).
When configuring for Wake On LAN, the host should set the HNRCR with a value based on the longest
anticipated interrupt service latency.
OnNow Packets
The OnNow specification states that an OnNow compliant node must be able to wake up upon the
reception of a frame that matches a reference frame with a byte mask applied. Table 32 contains the
rules on processing OnNow packets.
Magic Packets
A magic packet is defined to be a frame that contains a specific sequence of bytes anywhere in its USER
field. Table 33 contains the rules on checking for the sequence in a frame and waking the host if it finds a
magic packet.
Rev. 1.2
Rule#
Rule#
0x15
0x14
0x13
0x12
0x11
0x10
0x0F
0x0E
0x0D
0x0C
0x0B
0x0A
0x09
0x08
0x07
0x06
0x05
0x04
0x03
0x02
PrevHit
PrevHit
0x23
0x15
0x14
0x13
0x12
0x11
0x25
0x23
0x01
0x0F
0x0B
0x00
0x0B
0x03
0x08
0x07
0x06
0x05
0x04
0x02
PH-Mask
PH-Mask
0x7F
0x7F
0x7F
0x7F
0x7F
0x7F
0x7F
0x7F
0x7F
0x7C
0x7F
0x00
0x7F
0x7F
0x7E
0x7F
0x7F
0x7F
0x7F
0x7F
Table 32: Process Rules for OnNow Packet
Table 33: Process Rules for Magic Packet
Data
Data
0x54
0x00
0x04
0x05
0x06
0x07
0xFF
0xFF
0xFF
0xFF
0xFF
0x00
0x10
0x10
0x20
0x30
0x40
0x50
0x60
0x00
D-Mask Next
D-Mask Next
0xFF
0x00
0xFF
0xFF
0xFF
0xFF
0xFF
0xFF
0xFF
0xFF
0xFF
0x00
0xFF
0xFF
0xFF
0xFF
0xFF
0xFF
0xFF
0x00
MD
MD
MD
MD
MD
DONE 0x00
MD
MD
MD
MD
MD
DONE
MD
MD
MD
MD
MD
MD
MD
DONE
Offset
0x00
0x02
0x00
0x00
0x00
Offset Action
0x05
0x05
0x05
0x00
0x00
0x00
0x0F
0x00
0x00
0x00
0x00
0x00
0x00
0x00
Action
NOP
NOP
NOP
NOP
NOP
WAKE
TOC
TOC
TOC
DEC
NOP
NOP
TOC
NOP
NOP
NOP
NOP
NOP
DEC
WAKE
Interrupt
Interrupt
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
78Q8430 Data Sheet
Comment
Comment
Bare Ethernet
IP payload
offset payload
43