MAX7032 Maxim Integrated Products, MAX7032 Datasheet - Page 27

no-image

MAX7032

Manufacturer Part Number
MAX7032
Description
ASK/FSK Transceiver
Manufacturer
Maxim Integrated Products
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MAX7032ATJ
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
MAX7032ATJ+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
MAX7032ATJ+T
Manufacturer:
MAXIM
Quantity:
24
www.datasheet4u.com
The on timer, t
is configured through register 0x0B for the upper byte,
register 0x0C for the lower byte (Table 15). The infor-
mation stored in this timer provides an additional way to
control the duration of the on time of the receiver.
The CPU must begin driving DIO low any time during
t
low at the end of t
internal pullup resistor, and the time sequence is
restarted, leaving the MAX7032 powered down. Any
time the DIO line is driven high while the DRX = 1, the
DRX sequence is initiated, as defined in Figure 10. In
the event that the CPU is processing data, after t
expires, the CPU should keep the MAX7032 awake by
holding the DIO line low.
The data written to the t
register 0x0C) are multiplied by the t
(Table 15) to give the total t
the Off Timer (t
register is reset to zero and must be written before
using DRX mode.
The TxLOW register sets the divider information of the
fractional-N synthesizer for the lower transmit frequency
in FSK mode. See the example given in the Fractional-N
PLL section. In ASK mode, TxLOW determines the carri-
er frequency.
The TxHIGH register sets the divider information of the
fractional-N synthesizer for the upper transmit frequency
in the FSK mode. In ASK mode, the content of TxHIGH
is not used. The 16-bit register contains the binary rep-
resentation of the Tx PLL divider ratio, which is shown in
the example in the Fractional-N PLL section.
Table 15. On-Timer (t
LOW
ONPS1
= t
Transmitter High-Frequency Register (TxHIGH)
Transmitter Low-Frequency Register (TxLOW)
0
0
1
1
CPU
ASK/FSK Transceiver with Fractional-N PLL
+ t
ON
OFF
RF
Low-Cost, Crystal-Based, Programmable,
______________________________________________________________________________________
(see Figure 10), is a 16-bit timer that
) section. On power-up, the on-timer
ON
+ t
, DIO is pulled high through the
ON
ON
ONPS0
. If the CPU fails to drive DIO
0
1
0
1
ON
ON
register (register 0x0B and
time. See the example in
) Configuration
On Timer (t
ON
t
ON
time base
TIME BASE
1920µs
7680µs
120µs
480µs
ON
ON
)
When matched to a 50Ω system, the MAX7032’s PA is
capable of delivering +10dBm of output power at V
= +2.7V. The output of the PA is an open-drain transis-
tor that requires external impedance matching and
pullup inductance for proper biasing. The pullup induc-
tance from the PA to PAV
es: it resonates the capacitive PA output, provides
biasing for the PA, and becomes a high-frequency
choke to prevent RF energy from coupling into V
The network also forms a bandpass filter that provides
attention for the higher order harmonics.
In most applications, the MAX7032 must be impedance
matched to a small-loop antenna. The antenna is usual-
ly fabricated out of a copper trace on a PC board in a
rectangular, circular, or square pattern. The antenna
has an impedance that consists of a lossy component
and a radiative component. To achieve high radiating
efficiency, the radiative component should be as high
as possible, while minimizing the lossy component. In
addition, the loop antenna has an inherent loop induc-
tance associated with it (assuming the antenna is termi-
nated to ground). For example, in a typical application,
the radiative impedance is less than 0.5Ω, the lossy
impedance is less than 0.7Ω, and the inductance is
approximately 50nH to 100nH.
A properly designed PC board is an essential part of
any RF/microwave circuit. On high-frequency inputs
and outputs, use controlled-impedance lines and keep
them as short as possible to minimize losses and radia-
tion. At high frequencies, trace lengths that are on the
order of λ / 10 or longer act as antennas, where λ is the
wavelength.
REG 0x0B = 0x00
REG 0x0C = 0x01
Output Matching to PC Board Loop
MIN t
1.92µs
7.68µs
120µs
480µs
Applications Information
ON
Output Matching to 50 Ω Ω
DD
Layout Considerations
serves three main purpos-
REG 0x0B = 0xFF
REG 0x0C = 0xFF
8 min 23s
MAX t
2 min 6s
31.46s
7.86s
ON
Antenna
DD
DD
27
.

Related parts for MAX7032