XR16M781 Exar Corporation, XR16M781 Datasheet - Page 13
![no-image](/images/manufacturer_photos/0/2/243/exar_corporation_sml.jpg)
XR16M781
Manufacturer Part Number
XR16M781
Description
1.62V TO 3.63V UART
Manufacturer
Exar Corporation
Datasheet
1.XR16M781.pdf
(52 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XR16M781IB25-F
Manufacturer:
Exar
Quantity:
490
Company:
Part Number:
XR16M781IB25-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Company:
Part Number:
XR16M781IL24-F
Manufacturer:
FSC
Quantity:
4 893
Part Number:
XR16M781IL24-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
XR16M781IL32-F
Manufacturer:
EXAR
Quantity:
692
Part Number:
XR16M781IL32-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
www.DataSheet4U.com
REV. 1.0.1
The transmitter section comprises of an 8-bit Transmit Shift Register (TSR) and 64 bytes of FIFO which
includes a byte-wide Transmit Holding Register (THR). TSR shifts out every data bit with the 16X/8X/4X
internal clock. A bit time is 16/8/4 clock periods. The transmitter sends the start-bit followed by the number of
data bits, inserts the proper parity-bit if enabled, and adds the stop-bit(s). The status of the FIFO and TSR are
reported in the Line Status Register (LSR bit-5 and bit-6).
The transmit holding register is an 8-bit register providing a data interface to the host processor. The host
writes transmit data byte to the THR to be converted into a serial data stream including start-bit, data bits,
parity-bit and stop-bit(s). The least-significant-bit (Bit-0) becomes first data bit to go out. The THR is the input
register to the transmit FIFO of 64 bytes when FIFO operation is enabled by FCR bit-0. Every time a write
operation is made to the THR, the FIFO data pointer is automatically bumped to the next sequential data
location.
The host loads transmit data to THR one character at a time. The THR empty flag (LSR bit-5) is set when the
data byte is transferred to TSR. THR flag can generate a transmit empty interrupt (ISR bit-1) when it is enabled
by IER bit-1. The TSR flag (LSR bit-6) is set when TSR becomes completely empty.
F
2.8
2.8.1
2.8.2
IGURE
8. T
Transmitter
Transmit Holding Register (THR) - Write Only
Transmitter Operation in non-FIFO Mode
RANSMITTER
16X or 8X or 4X
O
( DLD[5:4] )
PERATION IN NON
Clock
Data
Byte
Transmit Shift Register (TSR)
1.62V TO 3.63V UART WITH 64-BYTE FIFO AND VLIO INTERFACE
-FIFO M
Transmit
Register
Holding
(THR)
ODE
13
THR Interrupt (ISR bit-1)
Enabled by IER bit-1
M
S
B
L
S
B
TXNOFIFO1
XR16M781