AT90LS4434-4AI ATMEL Corporation, AT90LS4434-4AI Datasheet
AT90LS4434-4AI
Related parts for AT90LS4434-4AI
AT90LS4434-4AI Summary of contents
Page 1
... General Purpose Working Registers • 32 Programmable I/O Lines • Programmable Serial UART • 4.0 - 6.0V AT90S4434/AT90S8535 CC • 2.7 - 6.0V AT90LS4434/AT90LS8535 CC • Speed Grades MHz AT90S4434/AT90S8535 MHz (AT90LS4434/AT90LS8535 • Power-On Reset Circuit • MIPS Throughput at 8 MHz • RTC with Separate Oscillator and Counter Mode • ...
Page 2
Block Diagram VCC GND AVCC AGND AREF PROGRAM COUNTER PROGRAM INSTRUCTION REGISTER INSTRUCTION DECODER CONTROL PROGRAMMING The AVR core combines a rich instruction set with 32 gen- eral purpose working registers. All the 32 registers are directly connected to the ...
Page 3
... The AT90S4434/8535 AVR is supported with a full suite of program and system development tools including: C com- pilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits. Comparison between AT90S4434 and AT90S8535 ...
Page 4
Figure 1. Oscillator Connections Architectural Overview The fast-access register file concept contains 32 x 8-bit general purpose working registers with a single clock cycle access time. This means that during one single clock cycle, one Arithmetic Logic Unit (ALU) operation ...
Page 5
The ALU supports arithmetic and logic functions between registers or between a constant and a register. Single reg- ister operations are also executed in the ALU. Figure 3 shows the AT90S4434/8535 AVR Enhanced RISC micro- controller architecture. In addition to ...
Page 6
AT90S4434/8535 Register Summary Address Name Bit 7 $3F ($5F) SREG I $3E ($5E) SPH - $3D ($5D) SPL SP7 $3C ($5C) Reserved $3B ($5B) GIMSK INT1 $3A ($5A) GIFR INTF1 $39 ($59) TIMSK OCIE2 $38 ($58) TIFR OCF2 $37 ($57) ...
Page 7
AT90S4434/8535 Instruction Set Summary Mnemonics Operands Description ARITHMETIC AND LOGIC INSTRUCTIONS ADD Rd, Rr Add two Registers ADC Rd, Rr Add with Carry two Registers ADIW Rdl,K Add Immediate to Word SUB Rd, Rr Subtract two Registers SUBI Rd, K ...
Page 8
Mnemonics Operands Description DATA TRANSFER INSTRUCTIONS MOV Rd, Rr Move Between Registers LDI Rd, K Load Immediate LD Rd, X Load Indirect LD Rd, X+ Load Indirect and Post-Inc Load Indirect and Pre-Dec. LD Rd, Y ...
Page 9
... Lead, Thin (1.0mm) Plastic Gull Wing Quad Flat Package (TQFP) 44J 44 Lead, Plastic J-Leaded Chip Carrier (PLCC) 40P6 40 Lead, 0.600" Wide, Plastic Dual in Line Package (PDIP) Ordering Code Package AT90LS4434-4AC 44A AT90LS4434-4JC 44J AT90LS4434-4PC 40P6 AT90LS4434-4AI 44A AT90LS4434-4JI 44J AT90LS4434-4PI 40P6 AT90S4434-8AC 44A AT90S4434-8JC 44J AT90S4434-8JC 40P6 AT90S4434-8AI ...
Page 10
Packaging Information 44A, 44-Lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP) Dimensions in Millimeters and (Inches) *Controlling dimension: millimeters 40P6, 40-Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP) Dimensions in Inches and (Millimeters) JEDEC STANDARD MS-011 AC ...