AT91SAM7S256 ATMEL Corporation, AT91SAM7S256 Datasheet - Page 28

no-image

AT91SAM7S256

Manufacturer Part Number
AT91SAM7S256
Description
AT91 ARM THUMB-BASED MICROCONTROLLERS
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT91SAM7S256-AU
Manufacturer:
ATMEL
Quantity:
8 000
Part Number:
AT91SAM7S256-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
AT91SAM7S256-AU
Quantity:
2
Part Number:
AT91SAM7S256-AU B
Manufacturer:
ATMEL
Quantity:
600
Part Number:
AT91SAM7S256-AU-0
Manufacturer:
Samsung
Quantity:
45
Part Number:
AT91SAM7S256-AU-00
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT91SAM7S256-AU-001
Manufacturer:
EPCOS
Quantity:
4 000
Part Number:
AT91SAM7S256-AU-001
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT91SAM7S256-MU
Manufacturer:
Atmel
Quantity:
5
Part Number:
AT91SAM7S256-MU
Manufacturer:
ATMEL
Quantity:
9 500
Part Number:
AT91SAM7S256-MU
Manufacturer:
ATMEL
Quantity:
465
Part Number:
AT91SAM7S256-MU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT91SAM7S256B-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT91SAM7S256C-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT91SAM7S256C-AU-999
Manufacturer:
Atmel
Quantity:
10 000
PWM Controller
USB Device Port
Analog-to-digital
Converter
28
AT91SAM7S256 Summary Preliminary
Table 5. Timer Counter Clocks Assignment
Each channel is user-configurable and contains:
Four channels, one 16-bit counter per channel
Common clock generator, providing thirteen different clocks
Independent channel programming
USB V2.0 full-speed compliant,12 Mbits per second.
Embedded USB V2.0 full-speed transceiver
Embedded 328-byte dual-port RAM for endpoints
Four endpoints
Suspend/resume logic
8-channel ADC
10-bit 100 Ksamples/sec. Successive Approximation Register ADC
-2/+2 LSB Integral Non Linearity, -1/+2 LSB Differential Non Linearity
Integrated 8-to-1 multiplexer, offering eight independent 3.3V analog inputs
Pulse generation
Delay timing
Pulse Width Modulation
Up/down capabilities
Three external clock inputs
Five internal clock inputs, as defined in Table 5
Two multi-purpose input/output signals
Two global registers that act on all three TC channels
One Modulo n counter providing eleven clocks
Two independent linear dividers working on modulo n counter outputs
Independent enable/disable commands
Independent clock selection
Independent period and duty cycle, with double bufferization
Programmable selection of the output waveform polarity
Programmable center or left aligned output waveform
Endpoint 0: 8 bytes
Endpoint 1 and 2: 64 bytes ping-pong
Endpoint 3: 64 bytes
Ping-pong Mode (two memory banks) for bulk endpoints
TIMER_CLOCK1
TIMER_CLOCK2
TIMER_CLOCK3
TIMER_CLOCK4
TIMER_CLOCK5
TC Clock Input
MCK/1024
MCK/128
MCK/32
MCK/2
MCK/8
Clock
6117AS–ATARM–20-Oct-04

Related parts for AT91SAM7S256