MT8809APR Zarlink Semiconductor, MT8809APR Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/7/727/zarlink_semiconductor_sml.jpg)
MT8809APR
Manufacturer Part Number
MT8809APR
Description
Description = 8 X 8 Analog Switch Array With Low On-resistance, For VDD =4. 5V to 13.2V, With Chip Select ;; Package Type = Pdip ;; No. Of Pins = 28
Manufacturer
Zarlink Semiconductor
Datasheet
1.MT8809APR.pdf
(9 pages)
Data Sheet
† Timing is over recommended temperature range. See Fig. 3 for control and I/O timing details.
‡ Typical figures are at 25
Crosstalk measurements are for Plastic DIPS only, crosstalk values for PLCC packages are approximately 5dB better.
† Timing is over recommended temperature range.
Digital Input rise time (tr) and fall time (tf) = 5ns.
‡ Typical figures are at 25
AC Electrical Characteristics
Voltages are with respect to V
AC Electrical Characteristics
I/O pins. Voltages are with respect to V
➀
10
12
13
14
1
2
3
4
5
6
7
11
Refer to Appendix, Fig. A.7 for test circuit.
1
2
3
4
5
6
7
8
9
Switch I/O Capacitance
Feedthrough Capacitance
Frequency Response
Channel “ON”
20LOG(V
Total Harmonic Distortion
(See G.5, G.6 in Appendix)
Feedthrough
Channel “OFF”
Feed.=20LOG (V
(See G.8 in Appendix)
Crosstalk between any two
channels for switches Xi-Yi and
Xj-Yj.
Xtalk=20LOG (V
(See G.7 in Appendix).
Propagation delay through
switch
Control Input crosstalk to switch
(for CS, DATA, STROBE,
Address)
Digital Input Capacitance
Switching Frequency
Setup Time DATA to STROBE
Hold Time DATA to STROBE
Setup Time Address to STROBE
Hold Time Address to STROBE
Setup Time CS to STROBE
Hold Time CS to STROBE
STROBE Pulse Width
RESET Pulse Width
STROBE to Switch Status Delay
DATA to Switch Status Delay
RESET to Switch Status Delay
Characteristics
Characteristics
OUT
/V
°
°
Xi
C and are for design aid only; not guaranteed and not subject to production testing.
C and are for design aid only; not guaranteed and not subject to production testing.
Yj
)=-3dB
OUT
DD
/V
=5V, V
Xi
/V
).
Xi
)
DC
DD
=0V, V
=5V, V
†
†
- Crosspoint Performance
- Control and I/O Timings
SS
DC
=-7V, unless otherwise stated.
=0V , V
Sym
F
THD
FDT
X
C
t
See Fig. 3 for control and I/O timing details.
C
CX
3dB
PS
Sym
t
t
talk
t
t
RPW
C
SPW
t
t
t
t
CSS
CSH
S
F
F
DS
DH
AH
t
t
AS
t
S
D
R
DI
O
talk
SS
=-7V, unless otherwise stated.
Min
Min
10
10
10
10
10
10
20
40
Typ
0.01
0.2
-95
-45
-90
-85
-80
20
45
Typ
30
10
40
50
35
‡
‡
Max
30
Max
100
100
100
20
- V
- V
DC
DC
Units
MHz
dB
dB
dB
dB
dB
pF
pF
ns
%
is the external DC offset applied at the analog
mVpp
Units
is the external DC offset at the analog I/O pins.
MHz
pF
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ISO-CMOS
f=1 MHz
f=1 MHz
Switch is “ON”; V
sinewave; R
See Appendix, Fig. A.3
Switch is “ON”; V
sinewave f= 1kHz; R
All Switches “OFF”; V
2Vpp sinewave f= 1kHz;
R
See Appendix, Fig. A.4
V
f= 10MHz; R
V
f= 10kHz; R
V
f= 10kHz; R
V
f= 1kHz; R
Refer to Appendix, Fig. A.5
for test circuit.
R
INA
INA
INA
INA
L
L
= 1kΩ.
=1kΩ; C
V
R
See Appendix, Fig. A.6
f=1MHz
R
R
R
R
R
R
R
R
R
R
R
IN
=2Vpp sinewave
=2Vpp sinewave
=2Vpp sinewave
=2Vpp sinewave
IN
L
L
L
L
L
L
L
L
L
L
L
= 1kΩ, C
= 1kΩ, C
= 1kΩ, C
= 1kΩ, C
= 1kΩ, C
= 1kΩ, C
= 1kΩ, C
= 1kΩ, C
= 1kΩ, C
= 1kΩ, C
= 1kΩ, C
=3V+V
Test Conditions
=1kΩ, R
Test Conditions
L
L
L
L
=50pF
L
= 10kΩ.
L
DC
= 600Ω.
= 1kΩ.
= 1kΩ
= 75Ω.
L
=1kΩ.
L
L
L
L
L
L
L
L
L
L
L
squarewave;
MT8809
=50pF ➀
=50pF
=50pF
=50pF
=50pF
=50pF ➀
=50pF ➀
=50pF
=50pF
=50pF
=50pF ➀
INA
INA
L
= 2Vpp
= 2Vpp
=1kΩ
INA
=
➀
➀
➀
➀
➀
➀
➀
5