MPC866 Freescale Semiconductor, MPC866 Datasheet - Page 3

no-image

MPC866

Manufacturer Part Number
MPC866
Description
(MPC859 / MPC866) Hardware Specifications
Manufacturer
Freescale Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC866PCVR100A
Manufacturer:
FREESCAL
Quantity:
591
Part Number:
MPC866PCVR100A
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC866PCZP100A
Manufacturer:
MPC
Quantity:
648
Part Number:
MPC866PCZP100A
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC866PCZP133A
Manufacturer:
MOTOLOLA
Quantity:
748
Part Number:
MPC866PVR100A
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC866PVR133A
Manufacturer:
Freescale
Quantity:
415
Part Number:
MPC866PVR133A
Manufacturer:
FREESCAL
Quantity:
745
Part Number:
MPC866PVR133A
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC866PZP100A
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC866TCVR100A
0
MOTOROLA
— Multiple APC priority levels available to support a range of traffic pace requirements
— ATM port-to-port switching capability without the need for RAM-based microcode
— Simultaneous MII (10/100Base-T) and UTOPIA (half-duplex) capability
— Optional statistical cell counters per PHY
— UTOPIA level 2 compliant interface with added FIFO buffering to reduce the total cell
— Parameter RAM for both SPI and I
— Supports full-duplex UTOPIA both master (ATM side) and slave (PHY side) operation using a
— AAL2/VBR functionality is ROM-resident.
Up to 32-bit data bus (dynamic bus sizing for 8, 16, and 32 bits)
Thirty-two address lines
Memory controller (eight banks)
— Contains complete dynamic RAM (DRAM) controller
— Each bank can be a chip select or RAS to support a DRAM bank
— Up to 30 wait states programmable per memory bank
— Glueless interface to page mode/EDO/SDRAM, SRAM, EPROMs, flash EPROMs, and other
— DRAM controller programmable to support most size and speed memory interfaces
— Four CAS lines, four WE lines, and one OE line
— Boot chip-select available at reset (options for 8-, 16-, or 32-bit memory)
— Variable block sizes (32 Kbytes–256 Mbytes)
— Selectable write protection
— On-chip bus arbitration logic
General-purpose timers
— Four 16-bit timers cascadable to be two 32-bit timers
— Gate mode can enable/disable counting
— Interrupt can be masked on reference match and event capture
Fast Ethernet controller (FEC)
— Simultaneous MII (10/100Base-T) and UTOPIA operation when using the UTOPIA
System integration unit (SIU)
— Bus monitor
— Software watchdog
— Periodic interrupt timer (PIT)
— Low-power stop mode
— Clock synthesizer
— Decrementer and time base from the PowerPC architecture
— Reset controller
transmission time. (The earlier UTOPIA level 1 specification is also supported.)
– Multi-PHY support on the MPC866, MPC859P, and MPC859T
– Four PHY support on the MPC866/859
'split' bus
memory devices.
multiplexed bus
Freescale Semiconductor, Inc.
For More Information On This Product,
MPC866/859 Hardware Specifications
Go to: www.freescale.com
2
C can be relocated without RAM-based microcode
Features
3

Related parts for MPC866