ADC10158CIN National Semiconductor, ADC10158CIN Datasheet - Page 2

• Manufacturer Part Number: ADC10158CIN
• Description: 10-Bit Plus Sign 4 s ADCs with 4- or 8-Channel MUX/ Track/Hold and Reference
• Manufacturer: National Semiconductor

www.national.com
Connection Diagrams
Pin Descriptions
AV
DV
DGND
V
V
V
V
CS
−
REF
REF
REF
+
+
+
−
Out
,
Dual-in-Line and SO Packages
This is the positive analog supply. This pin
should be bypassed with a 0.1 µF ceramic ca-
pacitor and a 10 µF tantalum capacitor to the
system analog ground.
This is the positive digital supply. This supply
pin also needs to be bypassed with 0.1 µF ce-
ramic and 10 µF tantalum capacitors to the
system digital ground. AV
bypassed separately and tied to same power
supply.
This is the digital ground. All logic levels are re-
ferred to this ground.
This is the negative analog supply. For unipolar
operation this pin may be tied to the system
analog ground or to a negative supply source.
It should not go above DGND by more than
50 mV. When bipolar operation is required, the
voltage on this pin will limit the analog input’s
negative voltage level. In bipolar operation this
supply pin needs to be bypassed with 0.1 µF
ceramic and 10 µF tantalum capacitors to the
system analog ground.
These are the positive and negative reference
inputs. The voltage difference between V
and V
span.
This is the internal band-gap voltage reference
output. For proper operation of the voltage ref-
erence, this pin needs to be bypassed with a
330 µF tantalum or electrolytic capacitor.
This is the chip select input. When a logic low
is applied to this pin the WR and RD pins are
enabled.
NS Package Number M24B
Order Number ADC10154
REF
−
Top View
will set the analog input voltage
+
and DV
DS011225-2
+
should be
REF
+
2
RD
WR
INT
CLK
DB0(MA0)
–DB7 (L/R)
CH0–CH7
Dual-in-Line and SO Packages
This is the read control input. When a logic low
is applied to this pin the digital outputs are en-
abled and the INT output is reset high.
This is the write control input. The rising edge
of the signal applied to this pin selects the mul-
tiplexer channel and initiates a conversion.
This is the interrupt output. A logic low at this
output indicates the completion of a conver-
sion.
This is the clock input. The clock frequency di-
rectly controls the duration of the conversion
time (for example, in the 10-bit bipolar mode
t
6/f
These are the digital data inputs/outputs. DB0
is the least significant bit of the digital output
word; DB7 is the most significant bit in the digi-
tal output word (see the Output Data Configu-
ration table). MA0 through MA4 are the digital
inputs for the multiplexer channel selection
(see the Multiplexer Addressing tables). U/S
(Unsigned/Signed), 8/10, (8/10-bit resolution)
and L/R (Left/Right justification) are the digital
input bits that set the A/D’s output word format
and resolution (see the Output Data Configura-
tion table). The conversion time is modified by
the chosen resolution (see Electrical AC Char-
acteristics table). The lower the resolution, the
faster the conversion will be.
These are the analog input multiplexer chan-
nels. They can be configured as single-ended
inputs,
pseudo-differential inputs (see the Multiplexer
Addressing tables for the input polarity
assignments).
C
CLK
= 22/f
Order Number ADC10158
NS Package Numbers
).
M28B or N28B
CLK
differential
Top View
) and the acquisition time (t
input
DS011225-3
pairs,
A
or
=