ADCMP605 Analog Devices, ADCMP605 Datasheet

no-image

ADCMP605

Manufacturer Part Number
ADCMP605
Description
(ADCMP604 / ADCMP605) Single-Supply LVDS Comparators
Manufacturer
Analog Devices
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADCMP605BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADCMP605BCPZ-R2
Manufacturer:
AD
Quantity:
1 140
Part Number:
ADCMP605BCPZ-R7
Manufacturer:
ST
Quantity:
129
Part Number:
ADCMP605BCPZ-WP
Manufacturer:
SANYO
Quantity:
12 000
Part Number:
ADCMP605BCPZ-WP
Manufacturer:
ADI/亚德诺
Quantity:
20 000
www.DataSheet4U.com
FEATURES
Fully specified rail to rail at V
Input common-mode voltage from −0.2 V to V
Low glitch LVDS-compatible output stage
1.6 ns propagation delay
37 mW at 2.5 V
Shutdown pin
Single-pin control for programmable hysteresis and latch
Power supply rejection > 60 dB
−40°C to +125°C operation
APPLICATIONS
High speed instrumentation
Clock and data signal restoration
Logic level shifting or translation
Pulse spectroscopy
High speed line receivers
Threshold detection
Peak and zero-crossing detectors
High speed trigger circuitry
Pulse-width modulators
Current-/voltage-controlled oscillators
Automatic test equipment (ATE)
GENERAL DESCRIPTION
The ADCMP604 and ADCMP605 are very fast comparators
fabricated on Analog Devices, Inc. ’ s, proprietary XFCB2
process. This family of comparators is exceptionally versatile
and easy to use. Features include an input range from V
V to V
and TTL/CMOS latch inputs with adjustable hysteresis and/or
shutdown inputs.
The devices offer 1.5 ns propagation delays with 1 ps rms
random jitter (RJ). Overdrive and slew rate dispersion are
typically less than 50 ps.
A flexible power supply scheme allows the devices to operate
with a single +2.5 V positive supply and a −0.5 V to +3.0 V
input signal range up to a +5.5 V positive supply with a −0.5 V
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
CC
+ 0.2 V, low noise, LVDS-compatible output drivers,
CC
= 2.5 V to 5.5 V
CC
+ 0.2 V
EE
− 0.5
Rail-to-Rail, Very Fast, 2.5 V to 5.5 V,
Single-Supply LVDS Comparators
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
V
to +6 V input signal range. Split input/output supplies, with no
sequencing restrictions on the ADCMP605, support a wide
input signal range with greatly reduced power consumption.
The LVDS-compatible output stage is designed to drive any
standard LVDS input. The comparator input stage offers robust
protection against large input overdrive, and the outputs do not
phase reverse when the valid input signal range is exceeded.
High speed latch and programmable hysteresis features are also
provided in a unique single-pin control option.
The ADCMP604 is available in a 6-lead SC70 package. The
ADCMP605 is available in a 12-lead LFCSP.
P
NONINVERTING
V
N
INVERTING
INPUT
INPUT
FUNCTIONAL BLOCK DIAGRAM
ADCMP604/ADCMP605
ADCMP604/
ADCMP605
©2006 Analog Devices, Inc. All rights reserved.
Figure 1.
V
CCI
LE/HYS INPUT
S
DN
(ADCMP605 ONLY)
INPUT
V
LVDS
CCO
(ADCMP605
ONLY)
www.analog.com
Q OUTPUT
Q OUTPUT

Related parts for ADCMP605

ADCMP605 Summary of contents

Page 1

... Pulse-width modulators Current-/voltage-controlled oscillators Automatic test equipment (ATE) GENERAL DESCRIPTION The ADCMP604 and ADCMP605 are very fast comparators fabricated on Analog Devices, Inc. ’ s, proprietary XFCB2 process. This family of comparators is exceptionally versatile and easy to use. Features include an input range from ...

Page 2

... ADCMP604/ADCMP605 TABLE OF CONTENTS Features .............................................................................................. 1 Applications....................................................................................... 1 Functional Block Diagram .............................................................. 1 General Description ......................................................................... 1 Revision History ............................................................................... 2 Specifications..................................................................................... 3 Electrical Characteristics............................................................. 3 Timing Information ......................................................................... 5 Absolute Maximum Ratings............................................................ 6 Thermal Resistance ...................................................................... 6 Pin Configuration and Function Descriptions............................. 7 Typical Performance Characteristics ............................................. 8 Application Information................................................................ 10 REVISION HISTORY 10/06—Revision 0: Initial Version Power/Ground Layout and Bypassing..................................... 10 LVDS-Compatible Output Stage ...

Page 3

... HYSTERESIS MODE AND TIMING (ADCMP605 Only) Hysteresis Mode Bias Voltage Minimum Resistor Value Hysteresis Current Latch Setup Time Latch Hold Time Latch-to-Output Delay Latch Minimum Pulse Width SHUTDOWN PIN CHARACTERISTICS (ADCMP605 Only Sleep Time Wake-Up Time ...

Page 4

... Propagation Delay Skew— Overdrive Dispersion Common-Mode Dispersion Input Bandwidth Minimum Pulse Width POWER SUPPLY Input Supply Voltage Range Output Supply Voltage Range Positive Supply Differential (ADCMP605) Positive Supply Current (ADCMP604) Input Section Supply Current (ADCMP605) Output Section Supply Current (ADCMP605) Power Dissipation ...

Page 5

... TIMING INFORMATION Figure 2 illustrates the ADCMP604/ADCMP605 latch timing relationships. Table 2 provides definitions of the terms shown in Figure 2. LATCH ENABLE DIFFERENTIAL INPUT VOLTAGE Q OUTPUT Q OUTPUT Table 2. Timing Descriptions Symbol Timing Description t Input to output high Propagation delay measured from the time the input signal crosses the reference (± the input offset ...

Page 6

... V) CCI ±50 mA Table 4. Thermal Resistance Package Type −0 0.5 V CCO ADCMP604 6-lead SC70 ±50 mA ADCMP605 12-lead LFCSP 1 Measurement in still air. −0 0.5 V CCO ESD CAUTION ±50 mA ±50 mA −40°C to +125°C 150°C −65°C to +150°C Rev ...

Page 7

... V /V Input Section Supply/Output Section Supply. V CCI CCO 6 Q Inverting Output logic low if the analog voltage at the noninverting input, V the analog voltage at the inverting input, V Table 6. ADCMP605 (LFCSP-12) Pin Function Descriptions Pin No. Mnemonic Description 1 V Output Section Supply. CCO 2 V Input Section Supply. ...

Page 8

... ADCMP604/ADCMP605 TYPICAL PERFORMANCE CHARACTERISTICS 2 25°C, unless otherwise noted. CCI CCO A 800 600 400 V = 2.5V CC 200 0 –200 –400 –600 –800 – LE/HYS PIN (V) Figure 5. LE/HYS I/V Curve 200 150 100 –50 –100 –150 – PIN (V) DN Figure 6 ...

Page 9

... Figure 15. 50 MHz Output Voltage Waveform V 1.543V 1.043V 2.6 3.0 Figure 16. 50 MHz Output Voltage Waveform V Rev Page ADCMP604/ADCMP605 ADCMP605 - OUTPUT SWING 3.4 4.4 5.4 V (V) CC Figure 14. Output Swing vs 1.000ns/DIV = 2.5 V CCO Q Q 1.000ns/DIV = 5.5 V CCO ...

Page 10

... Specified propagation delay dispersion performance is only achieved by keeping parasitic capacitive loads at or below the specified minimums. The outputs of the ADCMP604 and ADCMP605 are designed to directly drive any standard LVDS- compatible input. USING/DISABLING THE LATCH FEATURE The latch input is designed for maximum versatility. It can safely be left floating or it can be driven low by any standard TTL/CMOS device as a high speed latch ...

Page 11

... The ADCMP604 and ADCMP605 dispersion is typically < 1 the overdrive varies from 125 mV. This specification applies to both positive and negative signals because each the ADCMP604 and ADCMP605 have substantially equal delays for positive-going and negative-going inputs and very low output skews. ...

Page 12

... ADCMP604/ADCMP605 250 200 150 100 100 150 200 250 300 HYSTERESIS RESISTOR (kΩ) Figure 20. Hysteresis vs. R Control Resistor HYS CROSSOVER BIAS POINTS Rail-to-rail inputs of this type, in both op amps and comparators, have a dual front-end design. Certain devices are ...

Page 13

... Figure 24 . Voltage-Controlled Oscillator 2.5V ADCMP604 1.25V 1.25V 10kΩ REF 10kΩ ADCMP601 LE/HYS 10kΩ 82pF 100kΩ Figure 25. Oscillator and Pulse-Width Modulator 2. ADCMP605 LE/HYS DIGITAL 74AHC INPUT 1G07 HYSTERESIS CURRENT 10kΩ Figure 26. Hysteresis Adjustment with Latch LVDS PWM OUTPUT ...

Page 14

... ADCMP604BKSZ-R2 −40°C to +125°C 1 ADCMP604BKSZ-REEL7 −40°C to +125°C 1 ADCMP604BKSZ-RL −40°C to +125°C 1 ADCMP605BCPZ-WP −40°C to +125°C 1 ADCMP605BCPZ-R2 −40°C to +125°C 1 ADCMP605BCPZ-R7 −40°C to +125°C 1 EVAL-ADCMP605BCPZ Pb-free part. PIN 1 INDICATOR 0.40 1.00 0.10 0.85 0.80 SEATING 0.46 PLANE 0.36 0.22 0.26 0.08 Package Description 6-Lead Thin Shrink Small Outline Transistor Package (SC70) ...

Page 15

... NOTES Rev Page ADCMP604/ADCMP605 ...

Page 16

... ADCMP604/ADCMP605 NOTES ©2006 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05916-0-10/06(0) Rev Page ...

Related keywords