TS87C51RC2 ATMEL Corporation, TS87C51RC2 Datasheet - Page 41

no-image

TS87C51RC2

Manufacturer Part Number
TS87C51RC2
Description
High Performance 8-bit Microcontroller 32 Kbytes Otp
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
TS87C51RC2-LCA
Quantity:
1 171
Part Number:
TS87C51RC2-LCB
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
TS87C51RC2-LCE
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
TS87C51RC2-LIB
Manufacturer:
TEMIC
Quantity:
12
Part Number:
TS87C51RC2-LIB
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
TS87C51RC2-LIE
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
TS87C51RC2-MCA
Quantity:
6 234
Part Number:
TS87C51RC2-MCA
Manufacturer:
TI
Quantity:
1 000
Part Number:
TS87C51RC2-MCA
Manufacturer:
TI/德州仪器
Quantity:
20 000
Company:
Part Number:
TS87C51RC2-MCB
Quantity:
618
Part Number:
TS87C51RC2-MIB
Manufacturer:
TEMIC
Quantity:
79
Part Number:
TS87C51RC24
Manufacturer:
Maxim
Quantity:
598
A low-priority interrupt can be interrupted by a high priority interrupt, but not by another low-priority interrupt.
A high-priority interrupt can’t be interrupted by any other interrupt source.
If two interrupt requests of different priority levels are received simultaneously, the request of higher priority level
is serviced. If interrupt requests of the same priority level are received simultaneously, an internal polling sequence
determines which request is serviced. Thus within each priority level there is a second priority structure determined
by the polling sequence.
IE - Interrupt Enable Register (A8h)
Reset Value = 0000 0000b
Bit addressable
Rev. C - 06 March, 2001
Bit Number
EA
7
6
5
4
3
2
1
0
7
Mnemonic
IPH.x
EX1
EX0
ET2
ET1
ET0
Bit
EA
EC
ES
0
0
1
1
EC
6
Enable All interrupt bit
enable bit.
PCA interrupt enable bit
Timer 2 overflow interrupt Enable bit
Serial port Enable bit
Timer 1 overflow interrupt Enable bit
External interrupt 1 Enable bit
Timer 0 overflow interrupt Enable bit
External interrupt 0 Enable bit
Clear to disable all interrupts.
Set to enable all interrupts.
If EA=1, each interrupt source is individually enabled or disabled by setting or clearing its own interrupt
Clear to disable . Set to enable.
Clear to disable timer 2 overflow interrupt.
Set to enable timer 2 overflow interrupt.
Clear to disable serial port interrupt.
Set to enable serial port interrupt.
Clear to disable timer 1 overflow interrupt.
Set to enable timer 1 overflow interrupt.
Clear to disable external interrupt 1.
Set to enable external interrupt 1.
Clear to disable timer 0 overflow interrupt.
Set to enable timer 0 overflow interrupt.
Clear to disable external interrupt 0.
Set to enable external interrupt 0.
ET2
5
Table 18. Priority Level Bit Values
Table 19. IE Register
ES
4
IP.x
0
1
0
1
ET1
3
Description
TS83C51RB2/RC2/RD2
TS87C51RB2/RC2/RD2
EX1
2
TS80C51RA2/RD2
Interrupt Level Priority
3 (Highest)
ET0
0 (Lowest)
1
1
2
EX0
0
41

Related parts for TS87C51RC2