APL5916 Anpec Electronics Corporation, APL5916 Datasheet
APL5916
Available stocks
Related parts for APL5916
APL5916 Summary of contents
Page 1
... Copyright ANPEC Electronics Corp. Rev. A.2 - Mar., 2008 General Description The APL5916 ultra low dropout linear regulator. This product is specifically designed to provide well supply volatage for motherboards and VGA card applications. The IC needs two supply voltages, a con- trol voltage for the circuitry and a main supply voltage for power conversion, to reduce power dissipation and provide extremely low dropout ...
Page 2
... APL5916 Ordering and Marking Information APL5916 APL5916 APL5916 KA : XXXXX Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termina- tion finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020C for MSL classification at lead-free peak reflow temperature. ANPEC defines “Green” to mean lead-free (RoHS compliant) and halogen free ( does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight) ...
Page 3
... Copyright ANPEC Electronics Corp. Rev. A.1 - Mar., 2008 C CNTL 1 F VCNTL 5 7 VIN POK 3 VOUT 4 VOUT APL5916 GND R2 3.2k VCNTL 5 VIN POK 3 VOUT 4 VOUT APL5916 GND R2 396.8k ( OUT 1 1.2 120 1.5 120 1.8 105 1.05 240 1.2 187 1.5 180 1.8 162 3 V CNTL + +1.25V ...
Page 4
... APL5916 Absolute Maximum Ratings Symbol V VCNTL Supply Voltage (VCNTL to GND) CNTL V VIN Supply Voltage (VIN to GND and FB to GND I/O V POK to GND POK P Power Dissipation D T Junction Temperature J T Storage Temperature STG T Lead Soldering Temperature, 10 Seconds SDR Thermal Characteristics Symbol Junction-to-Ambient Thermal Resistance in Free Air ...
Page 5
... =5V CNTL =5V -40 ~ 125 C CNTL J T Rising J V Falling FB V Rising EN EN=GND V Rising FB V Falling FB POK sinks 5mA 1.25V 1.05V and IN OUT APL5916 Unit Min Typ Max 0 280 380 A 2.7 2.9 3.1 V 0.4 V 0.8 0.9 1.0 0.5 V 0.8 V -1.5 +1.5 % -1.5 +1.5 mV/V 0.06 0.15 % 0.11 0. ...
Page 6
... APL5916 Typical Operating Characteristics VCNTL Supply Current vs. Junction Temperature 1.0 0.9 V =5V CNTL 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0.0 -50 - Junction Temperature ( C) POK Delay Time vs. Junction Temperature 4.5 4.3 4.1 3.9 V =5V CNTL 3.7 3.5 3.3 3.1 2.9 2.7 2.5 -50 - Junction Temperature ( C) Copyright ANPEC Electronics Corp. Rev. A.1 - Mar., 2008 Reference Voltage vs. Junction Temperature 50 75 100 125 50 75 ...
Page 7
... APL5916 Typical Operating Characteristics VIN Dropout Voltage vs. Output Current 140 1.5V CNTL OUT 120 100 =125 =125 =75 = =25 = Output Current, I Current-Limit vs. Junction Temperature 10 9.9 V =5V 9 ...
Page 8
... Q1 L2 APM2014N 3.3uH C5 Q2 1000uF x2 APM2014N R5 1.125k Enable 0.1uF 8 + 47uF CNTL +5V C VCNTL 1uF 6 VIN VCNTL +1.25V 7 5 POK VIN VOUT 22uF 4 VOUT U1 APL5916 GND R2 1 3.2k 33nF www.anpec.com.tw POK OUT +1.05V/7A C OUT 150uF ...
Page 9
... APL5916 Operating Waveforms (Cont.) 1. Load transient Response 1.1 Using an Output Capacitor with ESR 18m - C = 150 F/6.3V (ESR = 25m ), C OUT - I = 10mA 10mA, Rise time = Fall time = 5 s OUT I = 10mA -> 7A OUT OUT I OUT 2 2 CH1 : V , 50mV/Div OUT CH2 : I , 2A/Div OUT Time : 5 s/Div 1 ...
Page 10
... APL5916 Operating Waveforms (Cont.) 2. Power ON and Power OFF - V = 1.25V 5V,V IN CNTL - F/6.3V (ESR = 3m OUT Power OUT CNTL POK CH1 : V , 1V/div IN CH2 : V , 1V/div OUT CH3 : V , 1V/div POK CH4 : V , 2V/div CNTL Time: 5ms/div 3. Shutdown and Enable - ...
Page 11
... APL5916 Operating Waveforms (Cont.) 4. POK Delay - V = 1.25V 5V,V IN CNTL - F/6.3V (ESR = 3m OUT OUT POK 3 3 POK Delay CH1 : V , 1V/div IN CH2 : V , 1V/div OUT CH3 : V , 1V/div POK Time: 2ms/div Copyright ANPEC Electronics Corp. Rev. A.1 - Mar., 2008 = 1.05V OUT , F/6. ...
Page 12
... APL5916 Functional Pin Description GND (Pin 1) Ground pin of the circuitry. All voltage levels are measured with respect to this pin. FB (Pin 2) Connecting this pin to an external resistor divider receives the feedback voltage of the regulator. The output voltage set by the resistor divider is determined ...
Page 13
... Enable Control The APL5916 has a dedicated enable pin (EN). A logic low signal (VEN< 0.3V) applied to this pin shuts down the output. Following a shutdown, a logic high signal re-enables the output through initiation of a new softstart cycle ...
Page 14
... During load transients, the output capacitors, depending on the stepping amplitude and slew rate of load current, are used to reduce the slew rate of the current seen by the APL5916 and help the device to minimize the variations of output voltage for good transient response. For the applications with large stepping load current, the low-ESR bulk capacitors are normally recommended ...
Page 15
... V OUT( ( Connect the one pin of the R2 to the GND APL5916 - Connect the one pin the Pin 3 of APL5916 - Connect the one pin the Pin 3 of APL5916 ESR OUT can not meet the equation (8), (calculated) www.anpec.com.tw ...
Page 16
... APL5916 Application Information (Cont.) PCB Layout Consideration (Cont.) V CNTL C CNTL VCNTL VIN APL5916 VOUT VOUT C1 FB GND R2 Figure 2 Thermal Consideration See Figure 3. The SOP- cost-effective package featuring a small size like a standard SOP-8 and a bottom exposed pad to minimize the thermal resistance of the package, being applicable to high current applications ...
Page 17
... APL5916 Package Information SOP- THERMAL PAD MIN 0.00 A2 1.25 b 0.31 c 0.17 D 4.80 D1 2.25 E 5.80 E1 3.80 E2 2. Note : 1. Follow JEDEC MS-012 BA. Copyright ANPEC Electronics Corp. Rev. A.1 - Mar., 2008 SOP-8P MILLIMETERS MAX. 1.75 0.15 0.51 0.25 5.00 3.50 6.20 4.00 3.00 1.27 BSC 0.50 1. Dimension "D" does not include mold flash, protrusions or gate burrs ...
Page 18
... APL5916 Carrier Tape & Reel Dimensions K0 SECTION A-A Application A H 330.0± 50 MIN. 2.00 SOP-8( 4.0± 0.10 8.0± 0.10 Devices Per Unit Package Type SOP- 8P Copyright ANPEC Electronics Corp. Rev. A.1 - Mar., 2008 P0 P2 OD0 A0 B SECTION B 12.4+2.00 13.0+0.50 1.5 MIN. 20.2 MIN. 12.0± 0.30 1.75± 0.10 -0.00 -0. 1.5+0.10 2.0± 0.05 1 ...
Page 19
... APL5916 Reflow Condition Tsmax Tsmin 25 Reliability Test Program Test item SOLDERABILITY HOLT PCT TST ESD Latch-Up Classification Reflow Profiles Profile Feature Average ramp-up rate ( Preheat - Temperature Min (Tsmin) - Temperature Max (Tsmax) - Time (min to max) (ts) Time maintained above: ...
Page 20
... APL5916 Classification Reflow Profiles (Cont.) Table 1. SnPb Eutectic Process – Package Peak Reflow Temperatures Package Thickness <2.5 mm 2.5 mm Table 2. Pb-free Process – Package Classification Reflow Temperatures Package Thickness <1.6 mm 1.6 mm – 2.5 mm 2.5 mm *Tolerance: The device manufacturer/supplier shall assure process compatibility up to and including the stated classification temperature (this means Peak reflow temperature +0 C ...