IDT5V9885 Integrated Device Technology, Inc., IDT5V9885 Datasheet - Page 22
IDT5V9885
Manufacturer Part Number
IDT5V9885
Description
3.3V EEPROM PROGRAMMABLE CLOCK GENERATOR
Manufacturer
Integrated Device Technology, Inc.
Datasheet
1.IDT5V9885.pdf
(37 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT5V9885A-003PF1
Manufacturer:
IDT
Quantity:
218
Company:
Part Number:
IDT5V9885A-003PFI
Manufacturer:
IDT
Quantity:
184
Company:
Part Number:
IDT5V9885B-003PFI
Manufacturer:
IDT
Quantity:
2 351
Company:
Part Number:
IDT5V9885B-003PFI8
Manufacturer:
IDT
Quantity:
107
Company:
Part Number:
IDT5V9885B-006NLGI
Manufacturer:
MOTOROLA
Quantity:
4 601
Company:
Part Number:
IDT5V9885BNLGI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT5V9885BNLGI8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT5V9885BPFGI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT5V9885BPFGI
Manufacturer:
IDT
Quantity:
20 000
Company:
Part Number:
IDT5V9885BPFGI8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT5V9885BPFI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
PROGRAMMING THE DEVICE
to be LOW for I
I
byte of data after a write frame to the correct slave address is interpreted as the register address; this address auto-increments after each byte written or read.
The frame formats are shown below.
2
IDT5V9885
3.3V EEPROM PROGRAMMABLE CLOCK GENERATOR
C PROGRAMMING
I
Hardwired Parameters for the IDT5V9885
JTAG identification number = 32'b0000_0000001110101100_00000110011_1
Device (slave) address = 7'b1101010
ID Byte for the 5V9885 = 8'b00010000
The 5v9885 is programmed through an I
Each frame starts with a "Start Condition" and ends with an "End Condition". These are both generated by the Master device.
2
C and JTAG may be used to program the 5V9885. The I
2
C mode.
SDA
SCL
The first byte transmitted by the Master is the Slave Address followed by the R/W bit.
The Slave acknowledges by sending a "1" bit.
R/W
0 - Slave will be written by master
1 - Slave will be read by master
Condition
Start
2
C-Bus serial interface, and is an I
S
MSB
1
Figure 2: First Byte Transmittetd on I
1
2
C/JTAG pin selects the I
7-bit slave address
Data is stable during
0
Figure 1: Framing
Data Frame
clock HIGH
1
22
2
C slave device. The read and write transfer formats are supported. The first
0
1
2
C when HIGH and JTAG when LOW. Note that the TRST pin needs
0
2
C Bus
LSB
R/W
ACK from Slave
Condition
Stop
P
INDUSTRIAL TEMPERATURE RANGE
SDA
SCL