MT9094 Mitel Networks Corporation, MT9094 Datasheet - Page 6

no-image

MT9094

Manufacturer Part Number
MT9094
Description
ISO2-CMOS ST-BUS FAMILY Digital Telephone (DPhone-II)
Manufacturer
Mitel Networks Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT9094AP
Manufacturer:
ZARLINK
Quantity:
8 831
Part Number:
MT9094AP
Manufacturer:
ZARLINK
Quantity:
3 505
Part Number:
MT9094AP
Manufacturer:
MITEL
Quantity:
20 000
Part Number:
MT9094AP1
Manufacturer:
ZARLINK
Quantity:
34
MT9094
included.
implementation with a corner frequency at 25kHz.
Attenuation is better than 32dB at 256 kHz and less
than 0.01dB within the passband.
An optional 400Hz high-pass function may be
included into the transmit path by enabling the Tfhp
bit in the Transducer Control Register (address 0Eh).
This option allows the reduction of transmitted
background noise such as motor and fan noise.
The receive filter is designed to meet CCITT G.714
specifications. The nominal gain for this filter path is
0 dB (gain control = 0dB). Filter response is peaked
to compensate for the sinx/x attenuation caused by
the 8kHz sampling rate.
The Rx filter function can be altered by enabling the
DIAL EN control bit in the Transducer Control
Register
lowpass function to be added, with a 3dB point at
1000Hz. This function is intended to improve the
sound quality of digitally generated dial tone
received as PCM.
Transmit sidetone is derived from the Tx filter and is
subject to the gain control of the Tx filter section.
Sidetone is summed into the receive path after the
Rx filter gain control section so that Rx gain
adjustment will not affect sidetone levels. The
side-tone path may be enabled/disabled with the
SIDE EN bit located in the Transducer Control
Register (address 0Eh). See also STG
(address 0Bh).
Transmit and receive filter gains are controlled by the
TxFG
respectively. These are located in the FCODEC Gain
Control Register 1 (address 0Ah). Transmit filter gain
is adjustable from 0dB to +7dB and receive filter gain
from 0dB to -7dB, both in 1dB increments.
Side-tone filter gain is controlled by the STG
control bits located in the FCODEC Gain Control
Register
adjustable from -9.96dB to +9.96dB in 3.32dB
increments.
Law selection for the Filter/CODEC is provided by
the A/µ companding control bit while the coding
scheme is controlled by the sign-mag/CCITT bit.
Both of these reside in the General Control Register
(address 0Fh).
Digital Signal Processor
The DSP block is located, functionally, between the
serial ST-BUS port and the Filter/CODEC block. Its
7-50
0
-TxFG
(address 0Eh). This causes another
2
This
2
(address
and
is
RxFG
a
0Bh). Side-tone
second
0
-RxFG
2
order
control
lowpass
gain
0
0
-STG
-STG
bits
is
2
2
main purpose is to provide both a digital gain control
and a half-duplex handsfree switching function. The
DSP will also generate the digital patterns required
to produce standard DTMF signalling tones as well
as single tones and a tone ringer output. A
programmable (ON/OFF) offset null routine may also
be performed on the transmit PCM data stream. The
DSP can generate a ringer tone to be applied to the
speakerphone
operation so that the existing call is not interrupted.
The main functional control of the DSP is through
two hardware registers which are accessible at any
time via the microport. These are the Receive Gain
Control Register at address 1Dh and the DSP
Control Register at address 1Eh. In addition, other
functional control is accomplished via multiple
RAM-based registers which are accessible only
while the DSP is held in a reset state. This is
accomplished with the DRESET bit of the DSP
Control Register. Ram-based registers are used to
store transmit gain levels (20h for transmit PCM and
21h for transmit DTMF levels), the coefficients for
tone and ringer generation (addresses 23h and 24h),
and tone ringer warble rates (address 26h). All
undefined addresses below 20h are reserved for the
temporary storage of interim variables calculated
during the execution of the DSP algorithms. These
undefined addresses should not be written to via the
microprocessor port. The DSP can be programmed
to execute the following micro-programs which are
stored in instruction ROM, (see PS0 to PS2, DSP
Control
execution begins at the frame pulse boundary.
PS2 PS1 PS0
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
Register,
0
1
0
1
0
1
0
1
speaker
Power up reset program
Transmit and receive gain control
DTMF generation plus transmit
Tone ringer plus transmit and
handsfree switching program
Last three selections reserved
program; with autonulling of the
transmit PCM, if the AUTO bit is
set (see address 1Dh)
and receive gain control program
(autonull available via the AUTO
control bit)
receive gain control program
(autonull available via the AUTO
control bit)
address
Micro-program
during
1Eh).
normal
All
program
handset

Related parts for MT9094