DS36C200M National Semiconductor, DS36C200M Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/4/469/national_semiconductor_sml.jpg)
DS36C200M
Manufacturer Part Number
DS36C200M
Description
Dual High Speed Bi-Directional Differential Transceiver
Manufacturer
National Semiconductor
Datasheet
1.DS36C200M.pdf
(10 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS36C200M
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
DS36C200M/NOPB
Manufacturer:
LTC
Quantity:
113
Part Number:
DS36C200MX
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
DS36C200MX/NOOPB
Manufacturer:
NS/TI
Quantity:
9 500
Company:
Part Number:
DS36C200MX/NOPB
Manufacturer:
NS
Quantity:
9 207
Parameter Measurement Information
Application Information
TRUTH TABLES
The DS36C200 has two enable pins DE and RE
the driver and receiver should never be enabled simulta-
neously. Enabling both could cause multiple channel conten-
tion between the receiver output and the driving logic. It is
recommended to route the enables together on the PC
board. This will allow a single bit [DE/RE
chip. This DE/RE
ceive mode and Transmit mode. When the bit is asserted
HIGH the device is in Transmit mode. When the bit is as-
serted LOW the device is in Receive mode. The mode deter-
mines the function of the I/O pins: DI/RO, DO/RI+, and
DO/RI−.Please note that some of the pins have been identi-
fied by its function in the corresponding mode in the three
tables below. For example, in Transmit mode the DO/RI+ pin
is identified as DO+. This was done for clarity in the tables
only and should not be confused with the pin identification
throughout the rest of this document. Also note that a logic
low on the DE/RE
DE pin and the RE
DE/RE
and the RE
*
bit corresponds to a logic high on both the DE pin
*
pin.
*
*
bit corresponds to a logic low on both the
bit toggles the DS36C200 between Re-
*
pin. Similarly, a logic high on the
FIGURE 7. Receiver Propagation Delay and Transition Time Waveforms
FIGURE 8. Receiver TRI-STATE Delay Test Circuit
FIGURE 9. Receiver TRI-STATE Delay Waveforms
*
] to control the
*
, however,
(Continued)
5
DS012621-10
DS012621-11
DS012621-9
www.national.com