25C64 CatalystSemiconductor, 25C64 Datasheet
25C64
Related parts for 25C64
25C64 Summary of contents
Page 1
Advanced Information CAT25C32/64 32K/64K-Bit SPI Serial CMOS E FEATURES 10 MHz SPI Compatible 1.8 to 6.0 Volt Operation Hardware and Software Protection Zero Standby Current Low Power CMOS Technology SPI Modes (0,0 &1,1) Commercial, Industrial and Automotive Temperature Ranges DESCRIPTION ...
Page 2
CAT25C32/64 ABSOLUTE MAXIMUM RATINGS* Temperature Under Bias ................. – +125 C Storage Temperature ....................... – +150 C Voltage on any Pin with 1) Respect to V ................... –2. with Respect to V ...
Page 3
Advanced Information Figure 1. Sychronous Data Timing CSS V IH SCK VALID HI Note: Dashed Line= mode (1, 1) ...
Page 4
CAT25C32/64 FUNCTIONAL DESCRIPTION The CAT25C32/64 supports the SPI bus data transmis- sion protocol. The synchronous Serial Peripheral Inter- face (SPI) helps the CAT25C32/64 to interface directly with many of today’s popular microcontrollers. The CAT25C32/64 contains an 8-bit instruction register. (The ...
Page 5
... Hardware write protection is disabled when either WP pin is high or the WPEN bit is zero BP1 Array Address Protected None 25C32: 0C00-0FFF 25C64:1800-1FFF 25C32: 800-0FFF 25C64:1000-1FFF 25C32: 0000-0FFF 25C64:0000-1FFF Protected WEL Blocks 0 Protected 1 Protected 0 Protected 1 Protected 0 Protected 1 Protected 5 ...
Page 6
... READ Sequence The part is selected by pulling CS low. The 8-bit read instruction is transmitted to the CAT25C32/64, followed by the 16-bit address(the three Most Significant Bits are don’t care for 25C64 and four most significant bits are don't care for 25C32). Figure 2. WREN Instruction Timing CS ...
Page 7
... SI line, followed by the 16-bit address (the three Most Significant Bits are don’t care for 25C64 and four most significant bits are don't care for 25C32), and then the data to be written. Pro- gramming will start after the CS is brought high. Figure 6 illustrates byte write sequence ...
Page 8
CAT25C32/64 During an internal write cycle, all commands will be ignored except the RDSR (Read Status Register) in- struction. The Status Register can be read to determine if the write cycle is still in progress. If Bit 0 of the ...
Page 9
... Notes: (1) The device used in the above example is a 25C64SI-1.8TE13 (SOIC, Industrial Temperature, 1.8 Volt to 6 Volt Operating Voltage, Tape & Reel) CAT25C32/64 goes into a write disable mode. CS must be set high after the proper number of clock cycles to start an internal write cycle ...