SL4029B System Logic Semiconductor, SL4029B Datasheet

no-image

SL4029B

Manufacturer Part Number
SL4029B
Description
Presettable Up/Down Counter
Manufacturer
System Logic Semiconductor
Datasheet
SL4029B
Presettable Up/Down Counter
High-Voltage Silicon-Gate CMOS
up/down counter with provisions for look-ahead carry in both counting
modes.
CARRY IN,(CLOCK ENABLE),
PRESET ENABLE, and four individual JAM signals. Q1, Q2, Q3, Q4 and
a CARRY OUT signal are provided as outputs.
INPUTS to preset the counter to any state asynchronously with the
clock. A low on each JAM line, when the PRESET-ENABLE signal is
high, resets the counter to its zero count. The counter is advanced one
count at the positive transition of the clock when the CARRY IN and
PRESET ENABLE signals are low. Advancement is inhibited when the
CARRY IN or PRESET ENABLE signals are high. The CARRY OUT
signal is normally high and goes low when the counter reaches its
maximum count in the UP mode or the minimum count in the DOWN
mode provided the CARRY IN signal is low. The CARRY IN signal
in the low state can thus be considered a CLOCK ENABLE. The
CARRY IN terminal must be connected to GND when not in use.
input is high; the counter counts in the decade mode when the
BINARY/DECADE input is low. The counter counts up when the
UP/DOWN input is high, and down when the UP/DOWN input is
low.
response from all counting outputs. Ripple-clocking allows for
longer clock input rise and fall times.
The SL4029B consists of a four-stage binary or BCD-decade
A high PRESET ENABLE signal allows information on the JAM
Binary counting is accomplished when the BINARY/DECADE
Parallel clocking provides synchronous control and hence faster
Operating Voltage Range: 3.0 to 18 V
Maximum input current of 1 A at 18 V over full package-
temperature range; 100 nA at 18 V and 25 C
Noise margin (over full package temperature range):
The
1.0 V min @ 5.0 V supply
2.0 V min @ 10.0 V supply
2.5 V min @ 15.0 V supply
inputs
consists
BINARY/DECADE,
of
LOGIC DIAGRAM
a
single
UP/DOWN,
CLOCK,
PIN 16=V
PIN 8= GND
T
A
ORDERING INFORMATION
= -55 to 125 C for all packages
PIN ASSIGNMENT
CC
SL4029BDW SOIC
SL4029BN Plastic
SLS
System Logic
Semiconductor

Related parts for SL4029B

SL4029B Summary of contents

Page 1

... SL4029B Presettable Up/Down Counter High-Voltage Silicon-Gate CMOS The SL4029B consists of a four-stage binary or BCD-decade up/down counter with provisions for look-ahead carry in both counting modes. The inputs consists CARRY IN,(CLOCK ENABLE), PRESET ENABLE, and four individual JAM signals. Q1, Q2, Q3, Q4 and a CARRY OUT signal are provided as outputs. ...

Page 2

... OUT CC Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V Unused outputs must be left open. System Logic SLS Semiconductor Parameter SOIC Package+ Parameter and V IN SL4029B Value Unit -0.5 to + 750 ...

Page 3

... SL4029B DC ELECTRICAL CHARACTERISTICS Symbol Parameter V Minimum High-Level IH Input Voltage V Maximum Low -Level IL Input Voltage V Minimum High-Level OH Output Voltage V Maximum Low-Level OL Output Voltage I Maximum Input IN Leakage Current I Maximum Quiescent CC Supply Current (per Package) I Minimum Output Low OL (Sink) Current I Minimum Output High OH (Source) Current ...

Page 4

... FUNCTION TABLE LOGIC LEVEL H BINARY COUNT L DECADE COUNT COUNTER ADVANCE AT POS. CLOCK TRANSITION L ADVANCE COUNTER AT POS. CLOCK SL4029B =t =20 ns Guaranteed Limit 25 C 125 C Unit 2 1 MHz 4 2 5.5 2.75 500 1000 ns 240 480 180 360 ...

Page 5

... SL4029B TIMING REQUIREMENTS Symbol Parameter t Minimum Pulse Width, Clock (Figure Minimum Pulse Width, Preset Enable w (Figure Minimum Setup Time, Clock to B/D or U/D su (Figure Minimum Removal Time, Preset Enable (Figure 1) rem ** t Minimum Hold Time, Clock to Carry In (Figure Minimum Setup Time, Carry In to Clock (Figure ...

Page 6

... System Logic SLS Semiconductor Figure 1. Switching Waveforms Figure 2. Switching Waveforms SL4029B ...

Page 7

... SL4029B TIMING DIAGRAM; binary mode; J1=HIGH; J2=LOW; BIN/DEC=HIGH TIMING DIAGRAM; decade mode; J1=LOW; J4=LOW; BIN/DEC=LOW System Logic SLS Semiconductor ...

Page 8

... System Logic SLS Semiconductor SL4029B EXPANDED LOGIC DIAGRAM TRUTH TABLE CLOCK ...

Related keywords