SC2463 Semtech, SC2463 Datasheet - Page 18

• Manufacturer Part Number: SC2463
• Description: High Performance Quad Output Switching Regulator
• Manufacturer: Semtech

Loop Compensation
Loop Compensation
Where, T is switching cycle period.
Because the inductor current ramps up according to Vin
–Vo, and down with Vo, a falling output voltage in over
current condition moves the inductor “ramp up” cur-
rent up faster and the peak current I
“ramp down” current slower. As long as the current is
still larger than the current limiting threshold, the top
switch is held off. The switching frequency is folded back
lower but average current is still relatively high.
An example is shown in Typical Characteristics section
with input voltage 12V and output voltage 5V with out-
put current 3.5A.
The preset valley current limit is 5A, which has to be
greater than full load current 3.5A. When the output is
shorted, the inductor peak current and the load current,
both are a function of the input voltage and the output
inductance, would be higher than the current limit. There-
fore, proper thermal management and inductor satura-
tion current rating have to be considered at the worst
conditions.
Loop Compensation
Loop Compensation
Loop Compensation
SC2463 is a voltage mode buck controller with high gain
bandwidth error amplifier utilizing external network com-
pensation to regulate output voltage.
For a DC/DC converter, it is usually required that the
converter has a loop gain of a high crossover frequency
for fast load response, high DC and low frequency gain
for low steady state error, and enough phase margin for
its operating stability. Often one can not have all these
properties at the same time. The purpose of the loop
compensation is to arrange the poles and zeros of the
compensation network to meet the requirements for a
specific application.
The power stage of a buck converter control-to-output
transfer function is as shown below:
where,
POWER MANAGEMENT
Applications Information (Cont.)
G
O
2007 Semtech Corp.
VD
(
) s
LC
1
V
IN
1
1
s
R
L
sR
C
s
C
2
LC
P
larger but the
18
L - Output inductance
C - Output capacitance
R
V
The transfer function of the error amplifier with external
compensation network is as follows:
referring to Fig. 7, where,
Figure 7. Voltage Mode Buck Converter Compensation
Network
With the compensation, the converter total loop gain is
as follows:
Where:
G
V
The design guidelines are as follows:
1. Set the loop gain crossover frequency
2. Place an integrator in the origin to increase DC and
G
( T
IN
M
C
PWM
I
Z
) s
COMP
1
- Output capacitor ESR
= 3.0V, ramp peak to valley voltage of SC2463
- Input voltage
1/5th the switching frequency.
low frequency gains.
R
G
= PWM gain
R
(
PWM
1
) s
(
2
1
C
C
C2
1
1
G
1
R1
COMP
,
s
C
I
Z
3
(
2
R3
1 (
1 (
) s
)
,
G
R (
P
VD
Vref
1
s
s
(
1
P
Z
) s
1
1
)(
)(
R
1
R
1
1
3
V
1
3
1
C
M
-
+
C )
2
s
s
s
,
2
R2
P
Z
I
2
2
V
C3
P
)
)
I
2
1
1
www.DataSheet4U.com
R
s
s
C1
Z
P
2
1
1
C
C
1
1
1
1
1
C
www.semtech.com
SC2463
C
s
Z
s
3
P
2
2
3
1
C
1
s
less than
L
R
R
1
C
s
1
s
C
2
L
4
1
C