MC14022BDR2G ON Semiconductor, MC14022BDR2G Datasheet - Page 5

• Manufacturer Part Number: MC14022BDR2G
• Description: IC COUNTER OCTAL 4STAGE 16-SOIC
• Manufacturer: ON Semiconductor
• Series: 4000Br
• Type: OCTALr

Specifications of MC14022BDR2G

• Logic Type: Binary Counter
• Direction: Up
• Number Of Elements: 1
• Number Of Bits Per Element: 8
• Reset: Asynchronous
• Count Rate: 16MHz
• Trigger Type: Positive Edge
• Voltage - Supply: 3 V ~ 18 V
• Operating Temperature: -55°C ~ 125°C
• Mounting Type: Surface Mount
• Package / Case: 16-SOIC (3.9mm Width)
• Technology: CMOS
• Number Of Elements: 1
• Number Of Bits: 4
• Logic Family: 4000
• Logical Function: Counter/Divider
• Operating Supply Voltage (typ): 3.3/5/9/12/15V
• Output Type: Standard
• Package Type: SOIC
• Propagation Delay Time: 1000ns
• Operating Temp Range: -55C to 125C
• Operating Supply Voltage (min): 3V
• Operating Supply Voltage (max): 18V
• Operating Temperature Classification: Military
• Mounting: Surface Mount
• Pin Count: 16
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Timing: -
• Lead Free Status / Rohs Status: Compliant
• Other names: MC14022BDR2G; MC14022BDR2GOSTR

sequential within each stage and from stage to stage, with no dead time (except propagation delay).
Figure 3 shows a technique for extending the number of decoded output states for the MC14022B. Decoded outputs are
V
V
CLOCK
DD
SS
GENERATOR
PULSE
V
S1
SS
A
B
500 mF
Figure 1. Typical Output Source and Output Sink Characteristics Test Circuit
C
CE
Q0 Q1
CLOCK
ENABLE
RESET
CLOCK
f
c
7 DECODED
FIRST STAGE
OUTPUTS
MC14022B
V
V
DD
SS
C
R
Q1
Q7
Q0
Q2
Q3
Q4
Q5
Q6
out
Q6 Q7
Figure 2. Typical Power Dissipation Test Circuit
CLOCK
ENABLE
RESET
CLOCK
APPLICATIONS INFORMATION
I
D
V
V
Figure 3. Counter Expansion
DD
SS
C
Q1
Q7
Q0
Q2
Q3
Q4
Q5
Q6
out
EXTERNAL
http://onsemi.com
SUPPLY
POWER
INTERMEDIATE STAGES
C
CE
Q0 Q1
I
0.01 mF
CERAMIC
D
MC14022B
V
6 DECODED
out
OUTPUTS
MC14022B
5
R
Q6 Q7
C
L
C
Outputs
L
V
V
Carry
GS
DS
C
=
=
L
C
CE
Clock to Q5
C
Sink Drive
(S1 to A)
Q1
(S1 to B)
L
thru Q7
Output
6 DECODED
V
V
OUTPUTS
MC14022B
LAST STAGE
DD
out
C
L
R
Q6 Q7
C
Clock to desired
L
Source Drive
V
(S1 to B)
out
Output
Output
S1 to A
C
− V
L
− V
DD
DD
C
L
C
L