IDT82V3280 Integrated Device Technology, IDT82V3280 Datasheet - Page 129
![no-image](/images/no-image-200.jpg)
IDT82V3280
Manufacturer Part Number
IDT82V3280
Description
Wan Pll
Manufacturer
Integrated Device Technology
Datasheet
1.IDT82V3280.pdf
(167 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT82V3280AEQG
Manufacturer:
IDT
Quantity:
490
Company:
Part Number:
IDT82V3280APFG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT82V3280DQ
Manufacturer:
SIL
Quantity:
6 224
Company:
Part Number:
IDT82V3280EQG
Manufacturer:
IDT
Quantity:
200
Company:
Part Number:
IDT82V3280EQG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82V3280EQG
Manufacturer:
IDT
Quantity:
20 000
Company:
Part Number:
IDT82V3280PFG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT82V3280PFG8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
T0_HOLDOVER_MODE_CNFG - T0 DPLL Holdover Mode Configuration
T0_HOLDOVER_FREQ[7:0]_CNFG - T0 DPLL Holdover Frequency Configuration 1
Programming Information
Address: 5CH
Type: Read / Write
Default Value: 010001XX
IDT82V3280
Address: 5DH
Type: Read / Write
Default Value: 00000000
T0_HOLDOVER
MAN_HOLDOV
3 - 2
1 - 0
Bit
7 - 0
7
6
5
4
_FREQ7
Bit
ER
7
7
TEMP_HOLDOVER_MODE[1:0]
T0_HOLDOVER_FREQ[7:0] Refer to the description of the T0_HOLDOVER_FREQ[23:16] bits (b7~0, 5FH).
MAN_HOLDOVER
T0_HOLDOVER
AUTO_AVG
AUTO_AVG
READ_AVG
FAST_AVG
_FREQ6
Name
Name
6
6
-
T0_HOLDOVER
FAST_AVG
_FREQ5
Refer to the description of the FAST_AVG bit (b5, 5CH).
Refer to the description of the FAST_AVG bit (b5, 5CH).
This bit, together with the AUTO_AVG bit (b6, 5CH) and the MAN_HOLDOVER bit (b7, 5CH), determines a fre-
quency offset acquiring method in T0 DPLL Holdover Mode.
This bit controls the holdover frequency offset reading, which is read from the T0_HOLDOVER_FREQ[23:0] bits
(5FH ~ 5DH).
0: The value read from the T0_HOLDOVER_FREQ[23:0] bits (5FH ~ 5DH) is equal to the one written to them.
(default)
1: The value read from the T0_HOLDOVER_FREQ[23:0] bits (5FH ~ 5DH) is not equal to the one written to them.
The value is acquired by Automatic Slow Averaged method if the FAST_AVG bit (b5, 5CH) is ‘0’; or is acquired by
Automatic Fast Averaged method if the FAST_AVG bit (b5, 5CH) is ‘1’.
These bits determine the frequency offset acquiring method in T0 DPLL Temp-Holdover Mode.
00: The method is the same as that used in T0 DPLL Holdover mode.
01: Automatic Instantaneous. (default)
10: Automatic Fast Averaged.
11: Automatic Slow Averaged.
Reserved.
5
5
MAN_HOLDOVER
0
1
T0_HOLDOVE
READ_AVG
R_FREQ4
4
4
AUTO_AVG
129
0
1
TEMP_HOLDO
T0_HOLDOVE
VER_MODE1
R_FREQ3
don’t-care
3
3
Description
FAST_AVG
Description
don’t-care
TEMP_HOLDO
T0_HOLDOVE
VER_MODE0
0
1
R_FREQ2
2
2
Frequency Offset Acquiring Method
Automatic Slow Averaged (default)
T0_HOLDOVE
R_FREQ1
Automatic Fast Averaged
Automatic Instantaneous
1
1
-
Manual
T0_HOLDOVE
June 19, 2006
R_FREQ0
0
0
-
WAN PLL