SI5110 Silicon Storage Technology Inc, SI5110 Datasheet - Page 20

no-image

SI5110

Manufacturer Part Number
SI5110
Description
SiPHY OC-48/STM-16 SONET/SDH TRANSCEIVER
Manufacturer
Silicon Storage Technology Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SI5110-F-BC
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Part Number:
SI5110-G-BC
Manufacturer:
FUJI
Quantity:
100
Part Number:
SI5110-G-BC
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Part Number:
SI5110-G-BC
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
SI5110-H-BL
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Part Number:
SI5110-H-GL
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Si 5110
20
A6, B6, C5–
Number(s)
A9–10, B9,
6, D3, G3,
H3, J3–4
B10, C9,
C10, D9,
B1, C1
B7–8
A7–8
D10
Pin
E3
C8
C7
C3
RXCLK2DSBL
RXDOUT[3:0],
RXDOUT[3:0]
RSVD_GND
RXCLK2DIV
RXCLK1,
RXCLK2,
RXCLK1
RXCLK2
RXDIN,
RESET
RXLOL
RXDIN
Name
I/O
O
O
O
O
I
I
I
I
Signal Level
High Speed
Differential
Preliminary Rev. 0.41
LVTTL
LVTTL
LVTTL
LVTTL
LVDS
LVDS
LVDS
Device Reset.
Forcing this input low for at least 1 s will cause a
device reset. For normal operation, this pin should be
held high.
Reserved Tie To Ground.
Must tie directly to GND for proper operation.
Differential Clock Output 1.
The clock recovered from the signal present on
RXDIN is divided down to the parallel output word rate
and output on RXCLK1. In the absence of data, a sta-
ble clock on RXCLK1 can be maintained by asserting
LTR.
Clock Divider Select.
This input selects the divide factor used to generate
the RXCLK2 output. When this input is driven low,
RXCLK2 is equal to the output word rate on RXDOUT.
When driven high, RXCLK2 is 1/4th the output word
rate.
RXCLK2 Disable.
Driving this input high will disable the RXCLK2 output.
This would be used to save power in applications that
do not require an auxiliary clock.
Differential Clock Output 2.
An auxiliary output clock is provided on this pin that is
equivalent to, or a submultiple of, the output word rate.
The divide factor used in generating RXCLK2 is set
via RXCLK2DIV.
Differential Data Input.
Clock and data are recovered from the high speed
data signal present on these pins.
Differential Parallel Data Output.
The data recovered from the signal present on RXDIN
is demultiplexed and output as a 4-bit parallel word on
RXDOUT[3:0]. These outputs are updated on the ris-
ing edge of RXCLK1.
Loss-of-Lock.
This output is driven low when the recovered clock fre-
quency deviates from the reference clock by the
amount specified in Table 5.
Description

Related parts for SI5110