SI5326 Silicon Laboratories, SI5326 Datasheet - Page 10

no-image

SI5326

Manufacturer Part Number
SI5326
Description
ANY-RATE PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR
Manufacturer
Silicon Laboratories
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SI5326A-C-GMR
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
SI5326B-C-GM
Manufacturer:
SIL
Quantity:
3 698
Part Number:
SI5326B-C-GM
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
SI5326B-C-GMR
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
SI5326B-C-GMR
0
Part Number:
SI5326B-GM
Manufacturer:
SILICON
Quantity:
1 100
Part Number:
SI5326C-C-GM
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Company:
Part Number:
SI5326C-C-GMR
Quantity:
1 507
Si5326
10
Note: Internal register names are indicated by underlined italics, e.g. INT_PIN. See Si5326 Register Map.
GND PAD
Pin #
23
25
24
26
27
29
28
34
35
36
SDA_SDO
CKOUT1–
CKOUT1+
CKOUT2–
CKOUT2+
Pin Name
CMODE
A2_SS
GND
SDI
A1
A0
GND
I/O
I/O
O
O
I
I
I
I
Signal Level
LVCMOS
LVCMOS
LVCMOS
LVCMOS
LVCMOS
Supply
Multi
Multi
Confidential Rev. 0.2
Serial Data.
In I
tional serial data port.
In SPI control mode (CMODE = 1), this pin functions as the serial
data output.
Serial Port Address.
In I
ware controlled address bits.
In SPI control mode (CMODE = 1), these pins are ignored.
Serial Port Address/Slave Select.
In I
controlled address bit.
In SPI control mode (CMODE = 1), this pin functions as the slave
select input.
Serial Data In.
In I
In SPI control mode (CMODE = 1), this pin functions as the serial
data input.
Output Clock 1.
Differential output clock with a frequency range of 10 MHz to
1.4175 GHz. Output signal format is selected by SFOUT1_REG
register bits. Output is differential for LVPECL, LVDS, and CML
compatible modes. For CMOS format, both output pins drive iden-
tical single-ended clock outputs.
Output Clock 2.
Differential output clock with a frequency range of 10 MHz to
1.4175 GHz. Output signal format is selected by SFOUT2_REG
register bits. Output is differential for LVPECL, LVDS, and CML
compatible modes. For CMOS format, both output pins drive iden-
tical single-ended clock outputs.
Control Mode.
Selects I
0 = I
1 = SPI Control Mode
Ground Pad.
The ground pad must provide a low thermal and electrical
impedance to a ground plane.
2
2
2
2
C control mode (CMODE = 0), this pin functions as a hardware
C control mode (CMODE = 0), this pin functions as the bidirec-
C control mode (CMODE = 0), these pins function as hard-
C control mode (CMODE = 0), this pin is ignored.
2
C Control Mode
2
C or SPI control mode for the Si5326.
Description

Related parts for SI5326