TDA9160 Philips Semiconductors, TDA9160 Datasheet - Page 7

• Manufacturer Part Number: TDA9160
• Description: PAL/NTSC/SECAM decoder/sync processor
• Manufacturer: Philips Semiconductors

Philips Semiconductors
right-hand side (50 Hz) of the state
diagram.
Figure 6 illustrates the state diagram
of the 'norm' counter which is an
up/down counter that counts up if it
finds a vertical sync pulse within the
selected window. In the
NEAR-NORM and NORM states the
first correct vertical sync pulse after
one or more incorrect vertical sync
pulses is processed as an incorrect
pulse. This procedure prevents the
Table 1 Slave address (8A)
Table 2 Inputs
Table 3 Outputs
December 1991
A6
1
00
01
02
03
04
05
06
07
08
09
0A
0B
ADDRESS
PAL/NTSC/SECAM decoder/sync
processor
SUBADDRESS
A5
0
INA
FORF
SBL
POR
A4
0
INB
FORS
FSI
system from staying in the
NEAR-NORM or NORM state if the
vertical sync pulse is correct in the
first field and incorrect in the second
field. If no vertical sync pulse is found
in the selected window this will always
result in a down pulse for the 'norm'
counter.
Figure 7 illustrates the timing of the
display sandcastle (DSC) and the
reset pulse of the vertical sawtooth
with respect to the input signal
A3
0
INC
DL
HU5
HS5
EW5
PW5
CP5
TC5
VS5
VA5
SC5
VSH5
STS
7
A2
1
IND
STB
HU4
HS4
EW4
PW4
CP4
TC4
CS4
VA4
SC4
VSH4
SL
MSB
FOA
POC
HU3
HS3
EW3
PW3
CP3
TC3
VS3
VA3
SC3
VSH3
PROT
A1
X
I
If the TXT output is connected to the
positive supply the address will
change from 8A to 8E.
Valid subaddresses = 00 to 0F
Auto-increment mode available for
subaddresses.
Subaddress 00 must always be sent
before subaddress 01 in order to
protect the horizontal output
transistor.
2
C-bus protocol
FOB
FM
HU2
HS2
EW2
PW2
CP2
TC2
VS2
VA2
SC2
VSH2
SAK
A0
1
Preliminary specification
XA
SAF
HU1
HS1
EW1
PW1
CP1
TC1
VS1
VA1
SC1
VSH1
SBK
TDA9160
R/W
X
XB
FRQF
HU0
HS0
EW0
PW0
CP0
TC0
VS0
VA0
SC0
VSH0
FRQ
LSB