NCP1378 ON Semiconductor, NCP1378 Datasheet - Page 10

• Manufacturer Part Number: NCP1378
• Description: PWM Current-Mode Controller
• Manufacturer: ON Semiconductor

www.DataSheet4U.com
DataSheet U .com
4
specific component arrangement as detailed by Figure 21.
In this picture, the zener diodes network protect the IC
against any potential ESD discharge that could appear on
the pins. The first ESD diode connected to the pad, exhibits
a parasitic capacitance. When this parasitic capacitance
(10 pF typically) is combined with Rdem, a restart delay is
created and the possibility to switch right in the
drain−source wave exists. This guarantees QR operation
with all the associated benefits (low EMI, no turn−on losses
etc.). Rdem should be calculated to limit the maximum
current
+3.0 mA/−2.0 mA: If during turn−on, the auxiliary
winding delivers 30 V (at the highest line level), then the
minimum Rdem value is defined by: 30 + 0.7/3.0 mA =
10.2 kW. This value will be further increased e.g. to
introduce a restart delay and also a slight filtering in case
of high leakage energy.
power.
Overvoltage Protection
plateau voltage 4.5 ms after the turn−off sequence. This
delay guarantees a clean plateau, providing that the leakage
inductance ringing has been fully damped. If this would not
be the case, the designer should install a small RC damper
across the transformer primary inductance connections.
The NCP1378 demagnetization detection pad features a
Figure 22 portrays a typical V
The overvoltage protection works by sampling the
400
300
200
100
0
flowing
Figure 22. The NCP1378 Operates in
Borderline/Critical Operation
through
pin
DS
shot at nominal output
1
to
less
http://onsemi.com
than
NCP1378
10
Figure 23 shows where the sampling occurs on the
auxiliary winding.
NCP1378 enters a latchoff phase and stops all switching
operations. The controller stays fully latched in this
position and the startup source being still active, it keeps
the V
state lasts until the V
the user unplugs the power supply from the mains outlet.
reference level and pin1 is directly routed to the
comparator. As a result, when Vpin1 reaches 5.2 V, the
OVP comparator is triggered. The threshold can thus be
adjusted by either modifying the power winding to
auxiliary winding turn ratios to match this 5.2 V level or
insert a resistor from pin1 to ground to cope with your
design requirement.
Latching Off the NCP1378
shut down permanently the NCP1378 via a dedicated
signal, e.g. coming from a temperature sensor (Figure 24).
The reset occurs when the user unplugs the power supply
from the mains outlet. To trigger the latchoff by an external
signal, a simple PNP transistor can do the work, as
Figure 25 shows.
When an OVP condition has been detected, the
By default, the OVP comparator is biased to a 5.2 V
In certain cases, it can be very convenient to externally
8.0
6.0
4.0
2.0
0
CC
going up and down between 8.4 V and 5.5 V. This
Figure 23. A Voltage Sample is Taken 4.5 ms
4.5 ms
After the Turn−Off Sequence
CC
is cycled down to 4.0 V, e.g. when
SAMPLING HERE