LM3S315 Luminary Micro, Inc., LM3S315 Datasheet - Page 336

• Manufacturer Part Number: LM3S315
• Description: Microcontroller
• Manufacturer: Luminary Micro, Inc.

Pulse Width Modulator (PWM)
336
Reset
Reset
Type
Type
Bit/Field
31:6
PWMn Control (PWMnCTL)
5
4
3
2
1
0
RO
RO
31
15
0
0
Register 10: PWM0 Control (PWM0CTL), offset 0x040
This register configures the PWM signal generation block. The Register Update mode, Debug
mode, Counting mode, and Block Enable mode are all controlled via this register. The block
produces the PWM signals, which can be either two independent PWM signals (from the same
counter), or a paired set of PWM signals with dead-band delays added.
The PWM0 block produces the PWM0 and PWM1 outputs.
RO
RO
30
14
0
0
CmpAUpd
CmpBUpd
LoadUpd
reserved
Enable
Debug
Name
Mode
RO
RO
29
13
0
0
RO
RO
28
12
0
0
Type
R/W
R/W
R/W
R/W
R/W
R/W
RO
RO
RO
27
11
0
0
reserved
RO
RO
26
10
0
0
Reset
RO
RO
25
0
9
0
0
0
0
0
0
0
0
Preliminary
RO
RO
24
0
8
0
reserved
Description
Reserved bits return an indeterminate value, and should
never be changed.
Same as CmpAUpd but for the comparator B register.
The Update mode for the comparator A register. If 0,
updates to the register are reflected to the comparator the
next time the counter is 0. If 1, updates to the register are
delayed until the next time the counter is 0 after a
synchronous update has been requested through the PWM
Master Control (PWMCTL) register (see page 327).
The Update mode for the load register. If 0, updates to the
register are reflected to the counter the next time the
counter is 0. If 1, updates to the register are delayed until
the next time the counter is 0 after a synchronous update
has been requested through the PWM Master Control
(PWMCTL) register.
The behavior of the counter in Debug mode. If 0, the
counter stops running when it next reaches 0, and
continues running again when no longer in Debug mode. If
1, the counter always runs.
The mode for the counter. If 0, the counter counts down
from the load value to 0 and then wraps back to the load
value (Count-Down mode). If 1, the counter counts up from
0 to the load value, back down to 0, and then repeats
(Count-Up/Down mode).
Master enable for the PWM generation block. If 0, the entire
block is disabled and not clocked. If 1, the block is enabled
and produces PWM signals.
RO
RO
23
0
7
0
RO
RO
22
0
6
0
CmpBUpd
R/W
RO
21
0
5
0
CmpAUpd
R/W
RO
20
0
4
0
LoadUpd
R/W
RO
19
0
3
0
Debug
R/W
RO
18
0
2
0
April 27, 2007
Mode
R/W
RO
17
0
1
0
Enable
R/W
RO
16
0
0
0