AN1386 STMicroelectronics, AN1386 Datasheet - Page 3

• Manufacturer Part Number: AN1386
• Description: USING THE DSM2180F3 WITH THE ANALOG DEVICES ADSP-2185
• Manufacturer: STMicroelectronics

DEVELOPMENT SYSTEMS
This application note provides general guidelines for connecting the DSM2180F3 to the ADSP-218X DSP.
In addition, ST provides a specific development kit implementation called the DK-2180 that highlights
many of the features of the DSM and ADSP. For more information, see our development kit section of
our website: http://www.psdst.com/html/tools.html.
PSDsoft Express is a software development tool that runs on Windows platforms for DSM family develop-
ment. This tool allows you to configure the DSM using a simple point-and-click interface. DSP bootloader
firmware is imported and merged to create a single programming data file (.obj) to program into the DSM.
The generated programming data file is then used to program the DSM using one of ST’s programmers
(PSDpro or FlashLINK) or a 3rd party programmer. For more information on PSDsoft Express, visit http:/
/www.psdst.com/html/softcenter2.html. To see a list of compatible 3rd party programmers, visit http://
www.psdst.com/html/psdprog.html.
INTERFACING THE DSM2180F3 WITH THE ADSP-2185
The ADSP-2185 contains the following:
The low-cost DSM2180F3 is selected for this design to take advantage of the ADSP-2185 resident boot
loader, using its Flash memory to store the downloadable ADSP-2185 program code.
Figure 2 is a basic block diagram that shows the implementation of a basic system using the DSM2180F3/
ADSP-2185 two-chip combination. All glue logic, Flash memory, bus interface logic, I/O, chip selects,
and PLDs are contained in the DSM chip.
128 KBytes of main Flash memory, divided into eight equal individually protected sectors.
Flash-based PLD with 16 Output Macrocells and 16 Input Macrocells.
General Purpose PLD that is configurable for external chip-selects or combinatorial logic.
19 individually configurable I/O Port pins. Each may be defined as DSP I/Os, PLD I/Os, latched DSP
address outputs, or special function I/Os.
8-bit Page Register to expand the external address space and implement memory swapping.
JTAG compliant serial port for true In-System Programming (ISP) of blank devices and reprogramming
of devices in the factory or field.
An on-chip 8-bit Automatic Boot Loader through DMA interface or memory port
80 KBytes RAM configures as:
16 KWords Program Memory RAM (24-bit)
16 KWords Data Memory RAM (16-bit)
Dual-purpose Program Memory for both instructions and data storage.
AN1386 - APPLICATION NOTE
3/17