SPC41B2 Sunplus Technology Co., Ltd., SPC41B2 Datasheet
SPC41B2
Related parts for SPC41B2
SPC41B2 Summary of contents
Page 1
SUNPLUS TECHNOLOGY CO. reserves the right to change this documentation without prior notice. Information provided by SUNPLUS TECHNOLOGY CO. is believed to be accurate and reliable. However, SUNPLUS TECHNOLOGY CO. makes no warranty for any errors ...
Page 2
... ODE PEAKER 9. PACKAGE/PAD LOCATIONS ................................................................................................................................................................... 12 9.1. PAD A ............................................................................................................................................................................... 12 SSIGNMENT 9. ..................................................................................................................................................................... 12 RDERING NFORMATION 9.3. PAD L .................................................................................................................................................................................. 13 OCATIONS 10. DISCLAIMER............................................................................................................................................................................................. 14 11. REVISION HISTORY ................................................................................................................................................................................. 15 © Sunplus Technology Co., Ltd. Proprietary & Confidential Table of Contents = 25℃) ................................................................................................................................... 25℃) ................................................................................................................................... ............................................................................................................................. 9 AND THE OSC CPU ...............................................................................................................................................11 RIVER 2 SPC41B2 PAGE SEP. 05, 2001 Version: 1.3 ...
Page 3
... RAM contents, but freezes the oscillator, causing all other chip functions to be inoperative. frequency is 6.0MHz. It has an Instruction Cycle Rate of 2 clock cycles (min clock cycles (max.). The SPC41B2 includes, not only the latest technology, but also the full commitment and technical support of Sunplus. ...
Page 4
... Port 8-bit bi-directional programmable Input / Output port with Pull-low or Open-drain option. As inputs, Port D can be either Pure or Pull-low states. As outputs, Port D can be either Buffer or Open-drain PMOS type (send current). (Port D can be software programmed for wake up I/O PIN) (Key change, Wake up I/O) **See note 1 and 2 below. 4 SPC41B2 SEP. 05, 2001 Version: 1.3 ...
Page 5
... ROM Area The SPC41B2 provides a 40K-byte ROM that can be defined as the program area, audio data area, or both. To access ROM, users should program the BANK SELECT Register, choose bank, and access address to fetch data. ...
Page 6
... Sunplus Technology Co., Ltd. Proprietary & Confidential awakened. Port IOD7-0 is the only wake-up source in the SPC41B2. After the SPC41B2 is awakened, the internal CPU will go to the RESET State (Tw ≧ 65536 x T1) and then continue processing the program. Wakeup Reset will not affect RAM or I/Os (FIG.1). ...
Page 7
... Select T or T/4 © Sunplus Technology Co., Ltd. Proprietary & Confidential 6.9. Speech and Melody Since the SPC41B2 provides a large ROM and wide range of CPU operation speeds most suitable for speech and melody synthesis. For speech synthesis, the SPC41B2 can provide NMI for accurate sampling frequency ...
Page 8
... A Limit Min. Typ. Max. 3.6 - 5.5 - 4.0 5 2.0 - -3 0 SPC41B2 Ratings < 7.0V -0. 0.5V + 0℃ to +60℃ -50℃ to +150℃ Unit Test Condition MHz VDD = 2.4V - 3.6V, 2-battery MHz VDD = 3.6V - 5.5V, 3-battery Unit Test Condition V For 2-battery 3.0MHz @ 3.0V, no load CPU µA VDD = 3.0V mA VDD = 3.0V,one-channel V VDD = 3.0V V VDD = 3.0V mA VDD = 3.0V 2. VDD = 3 ...
Page 9
... The Relationship between the R 7.5.1. VDD = 3.0V 25℃ A 4.0 3.0 2.0 1.0 0.0 0 200 400 Rosc ( Kohms ) © Sunplus Technology Co., Ltd. Proprietary & Confidential and the F OSC CPU 7.5.2. VDD = 4.5V, T 6.0 5.0 4.0 3.0 2.0 1.0 0.0 600 800 9 SPC41B2 = 25℃ 200 400 600 R osc ( K ohm s ) 800 SEP. 05, 2001 Version: 1.3 ...
Page 10
... APPLICATION CIRCUITS 8.1. Application Circuit © Sunplus Technology Co., Ltd. Proprietary & Confidential 10 SPC41B2 SEP. 05, 2001 Version: 1.3 ...
Page 11
... RB2: 820 ~ 1.5K C1: 0.1µ 1µ F AUD 8050 RB2 VDD RB1: 2K~10K; C1: 1 µ F~10µ F RB2: ~1K; Enable AUD 8050 AUDP 4Ω ~ 64Ω 8050 RB1 RE1 11 SPC41B2 VDD 32Ω ~ 64Ω RB1 8050 C1 Figure 2 VDD C2: ~0.1 µ F 4Ω ~ 8Ω RB1 C2 8050 C1 RB2 Figure 4 Power ...
Page 12
... Note1: Code number (nnnnV) is assigned for customer. Note2: Code number (nnnn = 0000 - 9999); version ( Z). © Sunplus Technology Co., Ltd. Proprietary & Confidential Chip Size: 1990µm x 1670µm This IC substrate should be connected to VSS 12 SPC41B2 Package Type Chip form SEP. 05, 2001 Version: 1.3 ...
Page 13
... AUD 661 TEST 813 IOD7 796 IOD6 796 IOD5 796 IOD4 796 IOD3 796 IOD2 796 IOD1 796 IOD0 796 13 SPC41B2 Y -625 -625 -635 -635 -635 -635 -640 -628 -625 -625 -625 -460 -307 -159 -6 141 294 442 595 SEP. 05, 2001 ...
Page 14
... SUNPLUS for such applications. Please note that application circuits illustrated in this document are for reference purposes only. © Sunplus Technology Co., Ltd. Proprietary & Confidential Products described herein are intended for use in normal commercial applications. 14 SPC41B2 SEP. 05, 2001 Version: 1.3 ...
Page 15
... Renew to a new document format 1. Correct chip size SEP. 05, 2001 1.3 2. Add Note1 in the “9.1 PAD Assignment” 3. Renew to a new document format © Sunplus Technology Co., Ltd. Proprietary & Confidential Description -> F OSC2 CPU 15 SPC41B2 Page SEP. 05, 2001 Version: 1.3 ...