BR24C01AF-W ROHM Electronics, BR24C01AF-W Datasheet - Page 5

• Manufacturer Part Number: BR24C01AF-W
• Description: EEPROM, Serial-I2C, 1Kbit, 3.3V|5V Supply, -40C to 85C, SOP, 8-Pin
• Manufacturer: ROHM Electronics

Memory ICs
(4) Device addressing
(5) Write protect (WP)
(6) ACK signal
– BR24C01A-W / AF-W / AFJ-W / AFV-W, BR24C02-W / F-W / FJ-W / FV-W
– BR24C04-W / F-W / FJ-W / FV-W
When WP pin set to V
enable to write to all address. Either control this pin or connect to GND (or V
unconnected.
The acknowledge signal (ACK signal) is determined by software and is used to indicate whether or not a data transfer
is proceeding normally. The transmitting device, whether the master or slave, opens the bus after an 8-bit data
output ( -COM when a write or read command of the slave address input ; this IC when reading data).
For the receiving device during the ninth clock cycle, SDA is set to LOW and an acknowledge signal (ACK signal) is
sent to indicate that it received the 8-bit data (this IC when a write command or a read command of the slave address
input, -COM when a read command data output).
The ICs output a LOW acknowledge signal (ACK signal) after recognizing the start condition and slave address (8
bits).
When data is being write to the ICs, a LOW acknowledge signal (ACK signal) is output after the receipt of each eight
bits of data (word address and write data).
1) Make sure the slave address is output from the master immediately after the start condition.
2) The upper four bits of the slave address are used to determine the device type. The device code for this IC is
3) The next three bits of the slave address (A2, A1, A0 … device address) are used to select the device. This IC
4) The lowermost bit of the slave address (R / W … READ / WRITE) is used to set the write or read mode as follows.
1) Make sure the slave address is output from the master in continuation with the start condition.
2) The upper four bits of the slave address are used to determine the device type. The device code for this IC is
3) The next two bits of the slave address (A2, A1, … device address) are used to select the device. This IC can
4) The next bit of the slave address (PS … Page Select) is used to select the page. As shown below, it can write to
5) The lowermost bit of the slave address (R / W … READ / WRITE) is used to set the write or read mode as follows.
R / W set to 0 … Write
(Random read word address setting is also 0)
R / W set to 1 … Read
PS set to 0 … Page 1 (000 to 0FF)
PS set to 1 … Page 2 (100 to 1FF)
R / W set to 0 … Write
(Random read word address setting is also 0)
R / W set to 1 … Read
fixed at “1010”.
can address up to eight devices on the same bus.
fixed at “1010”.
address up to four devices on the same bus.
or read from any of the 256 words in the two pages in memory.
1010
1010
BR24C01A-W / BR24C01AF-W / BR24C01AFJ-W / BR24C01AFV-W / BR24C021-W / BR24C02F-W /
BR24C02FJ-W / BR24C02FV-W / BR24C04-W / BR24C04F-W / BR24C04FJ-W / BR24C04FV-W
CC
A2
A2
(High level), write protect is set by all address. When WP pin set to GND (Low level),
A1
A1
A0
PS
R / W
R / W
CC
). It is inhibited from being left