LTC1983-5 Linear Technology, LTC1983-5 Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/3/388/linear_technology_sml.jpg)
LTC1983-5
Manufacturer Part Number
LTC1983-5
Description
(LTC1983-3/-5) 100mA REGULATED CHARGE-PUMP INVERTERS
Manufacturer
Linear Technology
Datasheet
1.LTC1983-5.pdf
(12 pages)
OPERATIO
LTC1983-3/LTC1983-5
Inrush Currents
During normal operation, V
sients in the several hundred milliamp range whenever the
charge pump is enabled. During start-up, these inrush
currents may approach 1 to 2 amps. For this reason, it is
important to minimize the source resistance between the
input supply and the V
may result in regulation problems or even prevent start-
up. One way that this can be avoided (especially when the
source impedance can’t be lowered due to system con-
straints) is to use a large V
at the V
need to add 1 F to 10 F tantalum capacitor in parallel to
limit input voltage transients. Input voltage transients will
occur if V
of this situation is in USB applications.
Ultralow Quiescent Current Regulated Supply
The LTC1983 contains an internal resistor divider (refer to
the Block Diagram) that draws only 1 A (typ for the 3V
version) from V
down, the resistor divider is disconnected from the output
and the part draws only leakage current from the output.
During no-load conditions, applying a 1Hz to 100Hz, 2%
to 5% duty cycle signal to the SHDN pin ensures that the
circuit of Figure 2 comes out of shutdown frequently
enough to maintain regulation even under low-load condi-
tions. Since the part spends nearly all of its time in
shutdown, the no-load quiescent current is essentially
zero. However, the part will still be in operation during the
time the SHDN pin is high, so the current will not be zero
and can be calculated using the following equations to
determine the approximate maximum current: I
[(Time out of shutdown) • (Burst Mode operation quies-
cent current) + (Normal operating I
being charged before the LTC1983 enters Burst Mode
operation)]/(Period of SHDN signal). This number will be
highly dependent on the amount of board leakage current
and how many devices are connected to V
draw some leakage current) and must be calculated and
verified for each different board design.
8
www.DataSheet4U.com
IN
IN
pin. If ceramic capacitors are used, you may
is applied via a switch or a plug. One example
OUT
U
during normal operation. During shut-
(Refer to Block Diagram)
IN
pin. Too much source resistance
IN
IN
capacitor with low ESR right
will experience current tran-
IN
) • (Time output is
OUT
(each will
IN(MAX)
=
The LTC1983 must be out of shutdown for a minimum
duration of 200 s to allow enough time to sense the output
and keep it in regulation. A 1Hz, 2% duty cycle signal will
keep V
though the term no-load is used, there will always be board
leakage current and leakage current drawn by anything
connected to V
part up every once in a while to verify regulation. As the
V
part is taken out of shutdown must also be increased to
prevent V
version) during the OFF phase (see Figure 3). A 100Hz, 2%
duty cycle signal on the SHDN pin ensures proper regula-
tion with load currents as high as 100 A. When load
current greater than 100 A is needed, the SHDN pin must
be forced high as in normal operation.
Each time the LTC1983 comes out of shutdown, the part
delivers a minimum of one clock cycle worth of charge to
the output. Under high V
conditions, this behavior may cause a net excess of charge
to be delivered to the output capacitor if a high frequency
signal is used on the SHDN pin (e.g., 50Hz to 100Hz).
Under such conditions, V
may even go out of regulation. To avoid this potential
OUT
TANTALUM
Figure 2. Ultralow Quiescent Current Regulated Supply
load current increases, the frequency with which the
V
OUT
IN
10 F
C
OUT
IN
in regulation under no-load conditions. Even
(1Hz TO 100Hz, 2% TO 5% DUTY CYCLE)
SHDN PIN WAVEFORMS:
(I
LOW I
from drooping below the – 2.88V (for the 3V
3.3V TO 5.5V
OUT
OUT
Q
100 A)
MODE
. This is why it is necessary to wake the
V
GND
C
IN
IN
LTC1983-3
+
OUT
CERAMIC
V
(I
(>4V) and/or low I
C
OUT
1 F
OUT
FLY
SHDN
will slowly drift positive and
V
LOAD ENABLE MODE
= 100 A TO 100mA)
OUT
C
–
–3V 4%
FROM MPU
SHDN
C
10 F
CERAMIC
OUT
OUT
1983 F02
sn1983 1983fs
(<10 A)