OM4068 Philips Semiconductors, OM4068 Datasheet - Page 13
![no-image](/images/manufacturer_photos/0/5/522/philips_semiconductors_sml.jpg)
OM4068
Manufacturer Part Number
OM4068
Description
LCD driver for low multiplex rates
Manufacturer
Philips Semiconductors
Datasheet
1.OM4068.pdf
(28 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
OM4068H
Manufacturer:
PHILIPS
Quantity:
1 831
Part Number:
OM4068H
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
OM4068H/2,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
OM4068H/2518
Manufacturer:
NXP Semiconductors
Quantity:
1 842
Company:
Part Number:
OM4068H/2Ј¬518
Manufacturer:
NXP
Quantity:
1 500
Part Number:
OM4068H/S410/F
Manufacturer:
PHI
Quantity:
20 000
Company:
Part Number:
OM4068H/S410/F2
Manufacturer:
EPSON
Quantity:
117
Company:
Part Number:
OM4068H2
Manufacturer:
INF
Quantity:
5 992
Philips Semiconductors
Oscillator
The internal logic and the multi-level LCD drive signals of
the OM4068 are generated by the built-in RC oscillator.
No external components are required.
In order to minimize radio frequency interference, the
oscillator operates with symmetrical and slew-rate limited
capacitor charge/discharge.
The oscillator runs continuously once the power down
state after power-on has been left.
Shift register
Data present on the SDIN pin is shifted into a shift register
with the rising edge of the serial clock SCLK in a
synchronous manner. The shift register serves to transfer
display information from the serial bus to the (display) latch
while previous data is displayed.
The shift register is organized as three 32-bit shift
registers. Depending on the display driving mode selected
(see Table 3), one, two or three registers are used and
cascaded resulting in a shift register length of 32, 64 or
96 bits. Figure 9 shows the shift register organization with
the display data bits after a shift operation is completed.
The shift sequence begins with data bit D32 and finishes
with data bit D1. The correspondence between the data bit
1998 Jun 18
handbook, full pagewidth
LCD driver for low multiplex rates
SDOUT
SCLK
SDIN
Fig.8 Bit transfer on bus.
data valid
data line
stable;
13
allowed
change
of data
Interface to microprocessor unit: serial interface
A three-line bus structure enables serial unidirectional
data transfer with microprocessors/microcontrollers.
The three lines are a serial data input line (SDIN), a serial
clock line (SCLK) and a data line enable (SCE). All inputs
are CMOS compatible. These lines must always be in a
defined state V
chip.
On the bus, one data bit is transferred during each clock
pulse. The data on the SDIN line remains stable during the
whole clock period. Data changes arrive with the falling
edge of the serial clock SCLK (see Fig.8).
numbers and the LCD display segments is shown in
Table 4.
Data from the last stage of the register is supplied to the
SDOUT pin to allow serial cascading of the OM4068 with
other peripheral devices. Depending on the display driving
mode selected, SDOUT corresponds to bit 32, 64 or 96 of
the register (see Fig.10). Data on the SDOUT pin is shifted
out with the falling edge of the SCLK clock. SDOUT is
therefore delayed by
the SDIN pin of the next IC in the serial chain (see Fig.8).
The clock enable SCE signal must be HIGH in order to
enable the shift operation. SDOUT output is latched with
the last data after SCE returned to HIGH (shift operation
terminated).
SDOUT is in 3-state mode when SCE is LOW.
SS
or V
MBK822
DD
1
2
SCLK cycle before it is applied to
. Floating inputs could damage the
Product specification
OM4068