si5338b Silicon Laboratories, si5338b Datasheet - Page 19

• Manufacturer Part Number: si5338b
• Description: I2c-programmable Any-rate , Any-output Quad Clock Generator
• Manufacturer: Silicon Laboratories

Registers
CLK0,1,2,3 respectively. Each single write of 01 to the
CLKnFREQSTEPCTRL[1:0] will cause the frequency to
be incremented. Likewise a write of 10 will decrement
the frequency.
2.10. R Divider Considerations
When the requested output frequency of a channel is
below 5 MHz, the Rn
automatically be set and enabled by the Si5338
Programmer. When the Rn divider is active the step size
range of the frequency increment and decrement
function will decrease by the Rn divide ratio. The
available frequency step size at the input to the Rn
divider is 0.1 kHz to 10 MHz. If the Rn divider is set to
16, the frequency step size range at this Rn divider will
be 0.1/16 kHz to 10/16 MHz. The Si5338 Programmer
will automatically compensate for the frequency step
size of the Rn divider. When the Rn divider is set to non-
unity, the initial phase of the CLKn output with respect to
other CLKn outputs is not guaranteed.
2.11. Spread Spectrum
To reduce Electro Magnetic Interference (EMI), the
Si5338 supports spread spectrum modulation. The
output clock frequencies can be modulated to spread
energy across a broader range of frequencies, lowering
system EMI. The modulation rate is the time required to
transition
frequency to the minimum spread spectrum frequency
and then back to the maximum frequency, as shown in
Figure 6.
The Si5338 supports 0.5% downspread. The output
clocks must be programmed to 100 MHz for this mode
of operation. The device supports a modulation rate of
30–33 kHz
applications. Spread spectrum can be enabled or
disabled independently for each differential output clock
using the CLKn_SSCMODE[1:0] register bits as
described in Table 15.
Figure 6. Spread Spectrum Triangle Waveform
from
52,63,74,85
for
the
compliance
maximum
control
Modulation Rate
(n=0,1,2,3) divider will
Time
with
the
spread
clock
PCI
spectrum
Express
outputs
Rev. 0.3
2.12. Buffer Mode Operation
The Si5338 can function as a simple 1 or 2 input buffer.
In this mode it will also allow translation from one IO
format to another as well as dividing the input by up to
1024 using the P and R dividers. The following steps
should be followed to configure the Si5338 for buffer
mode operation using the Advanced page of the Si5338
Programmer.
1. Disable the PLL
2. Disable all of the MultiSynth dividers
3. Set the CLKIN Frequency to "Off"
4. Set the FDBK Frequency to "Off"
5. Configure the muxes as needed for your application
6. Configure the P and R dividers as needed.
Then go to the Output Drivers Page to select the format
of the output drivers.
2.13. Device Reset
The Si5338 supports two reset options. To completely
reset the device and clear all contents stored in RAM,
use the POR_RESET register bit as shown in Table 16.
After any device configuration changes, the device must
be soft reset in order for the change to take effect. The
soft reset feature is enabled via the SOFT_RESET
register bit as shown in Table 17.
Note: All other CLKn_SSCMODE[1:0] settings are
CLKn_SSCMODE[1:0]
Registers 52,63,74,85
SOFT_RESET
POR_RESET
reserved.
Table 16. Power On Reset (POR)
0
1
0
1
Table 15. Spread Spectrum
00
11
Table 17. Soft Reset
No reset
Calibrates and initiates the device
to present configuration.
No reset
Power on reset (self-clearing)
Downspread CLKn
Description
No SSC on CLKn
Description
Output Clock
Si5338
19