st2129 STMicroelectronics, st2129 Datasheet

no-image

st2129

Manufacturer Part Number
st2129
Description
2-bit Dual Supply Level Translator Without Direction Control Pin
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
st2129BQTR
Manufacturer:
STMicroelectronics
Quantity:
500
Part Number:
st2129QTR
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
st2129QTR
Quantity:
3 000
Features
Applications
Table 1.
September 2009
42 MHz: 84 Mbps (max) data rate at
V
Bidirectional level translation without direction
control pin
Wide voltage range (V
Power down mode feature - when V
is off, all I/Os are in high impedance
Totem-pole driving
5.5 V tolerant enable pin
ESD performance on all pins : ±2 kv HBM
Small package and footprint:
QFN10 (1.8 x 1.4 mm)
Low voltage system level translation
Mobile phones and other mobile devices
L
= 1.8 V, V
V
V
L
CC
ST2129QTR
Order Code
ranges from 1.65 to 3.6 V
Device summary
ranges from 1.65 to 5.5 V
CC
= 3.3 V
CC
≥ V
L
):
CC
QFN10 (1.8 x 1.4 mm)
supply
Doc ID 15967 Rev 1
Package
Description
The ST2129 is a 2-bit dual supply level translator
which provides the level shifting capability to allow
data transfer in a multi-voltage system. Externally
applied voltages, V
on either side of the device. Its architecture allows
bidirectional level translation without a control pin.
The ST2129 accepts V
V
transfer between low-voltage ASICs/PLD and
higher voltage systems. This device has a tri-state
output mode which can be used to disable all
I/Os.
The ST2129 supports power-down mode when
V
disabled via the OE pin.
2-bit dual supply level translator
CC
CC
from 1.65 to 5.5 V, making it ideal for data
is grounded/floating or when the device is
without direction control pin
(1.8 x 1.4 mm)
Tape & reel (3000 parts per reel)
CC
QFN10
and V
L
from 1.65 to 3.6 V and
Packaging
L
, set the logic levels
ST2129
www.st.com
1/20
20

Related parts for st2129

st2129 Summary of contents

Page 1

... L supply CC Description The ST2129 is a 2-bit dual supply level translator which provides the level shifting capability to allow data transfer in a multi-voltage system. Externally applied voltages either side of the device. Its architecture allows bidirectional level translation without a control pin. ...

Page 2

... VL2 Symbol I/O VL1 I/O VL2 GND I/O VCC2 I/O VCC1 Doc ID 15967 Rev 1 ST2129 I/O 8 VCC1 7 I/O VCC2 6 GND CS00011 Name and function Data input/output Data input/output Output enable No connection No connection Ground Data input/output Data input/output Supply voltage Supply voltage ...

Page 3

... ST2129 2 Logic diagram Figure 2. Logic block diagram 2.1 Device block diagrams Figure 3. ST2129 block diagram Doc ID 15967 Rev 1 Logic diagram 3/20 ...

Page 4

... Logic diagram Figure 4. Application block diagram V L 0 system controller I/O I/O VL1 I/O I/O VL2 OE Doc ID 15967 Rev 1 0 system controller VCC1 VCC2 ST2129 AM00708V2 ...

Page 5

... ST2129 3 Supplementary notes 3.1 Driver requirement For proper operation, the driver from each side of the device must have the capability to source and sink a minimum of 1mA current. The device architecture requires the driver to source/sink a maximum current of (V 3.2 Load driving capability To support the architecture that allows level translation without direction pin, the one-shot transistor is turned on only during state transition at the output side. After the one-shot transistor is turned off, only the 4 kΩ ...

Page 6

... Value -0.3 to 4.6 -0.3 to 6.5 -0.3 to 6 -20 ±25 ±258 40 500 -65 to 150 300 ±2 Min. Typ. Max. 1.65 – 3.6 1.65 – 5.5 0 – 3.6 0 – – -40 – – 1 ST2129 Unit ° C ° Unit ° C ns/V ...

Page 7

... ST2129 5 Electrical characteristics Over recommended operating conditions unless otherwise noted. All typical values are °C. A Table 6. DC characteristics Symbol Parameter V L 1.65 1.8 High level input V 2.5 IHL voltage (I 3.0 3.6 1.65 1.8 Low level input V 2.5 ILL voltage (I 3.0 3.6 High level input 1. voltage IHC 3.6 (I/O ) VCC Low level input 1 ...

Page 8

... Max – – 1.16 – – – 1.26 – – – 1.75 – – – 2.10 – – – 2.52 – – 0.50 – 0.50 – 0.54 – 0.54 – 0.75 – 0.75 – 0.90 – 0.90 – 1.08 – 1.08 – – 0.4 – L – 0.4 – 0 – – – 0.4 – 0.4 – 0.4 ST2129 Unit ...

Page 9

... ST2129 DC characteristics Table 7. Symbol Parameter V Control input 1. leakage OE 3.6 current (OE) High impedance 1. leakage IO_LKG 3.6 current (I I/O ) VCC Partial power 1. OFF down current 3.6 Quiescent 1. supply current QVCC 3 1.65 to Quiescent 3.6 I supply current QVL 1. 3.6 High Impedance 1. quiescent Z-VCC 3.6 supply current ...

Page 10

... PLH t – 4.1 – 3.8 PHL t – 4.9 – 4.4 PLH t – 4.6 – 4.2 PHL – 27 – 27 – 145 – 145 41 – 66 – Doc ID 15967 Rev 1 ST2129 V = 3.0 – 4.5 – 3.6 V 5.5 V Unit Min Max Min Max – 2.4 – 1.4 – 1.3 – 1.2 – 2.6 – 2.6 – 1.4 – 1.3 – 5.0 – ...

Page 11

... ST2129 Table 9. AC characteristics - test conditions: V Symbol Parameter t Rise time I/O RVCC VCC t Fall time I/O FVCC VCC t Rise time I/O RVL VL t Fall time I/O FVL VL Propagation delay time I/O to I/O VL-LH VCC- t I/OVL-VCC LH I/O to I/O VL-HL VCC- HL Propagation delay time I/O to I/O VCC-LH VL- t I/OVCC-VL LH I/O to I/O VCC-HL VL Output enable time ...

Page 12

... Data rate is guaranteed based on the condition that output I/O signal rise/fall time is less than 15% of period of input I/O signal; input I/O signal is at 50% duty-cycle and output I/O signal duty-cycle deviation is less than 50% ± 10%. 12/20 = 3.0 – 3.6 V (continued 3.0 – 3 Min Max – 15 – 110 86 – Doc ID 15967 Rev 1 ST2129 V = 4.5 – 5 Unit Min Max – – 110 89 – Mbps ...

Page 13

... ST2129 7 Test circuit Figure 5. Test circuit Pulse generator Table 11. Test circuit switches Test t t PLH, PHL PZL, PLZ t t PZH, PHZ Table 12. Waveform symbol value Symbol D.U ...

Page 14

... Test circuit Figure 6. Waveform - propagation delay ( MHz, 50% duty cycle) Figure 7. Waveform - output enable and disable time ( MHz, 50% duty cycle) 14/20 Doc ID 15967 Rev 1 ST2129 ...

Page 15

... ST2129 8 Package mechanical data In order to meet environmental requirements, ST offers these devices in different grades of ® ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ® ECOPACK trademark. Figure 8. Package outline for QFN10 (1.8 x 1.4 x 0.5 mm) - 0.40 mm pitch ...

Page 16

... Package mechanical data Table 13. Mechanical data for QFN10 (1.8 x 1.4 x 0.5 mm) - 0.40 mm pitch Symbol Figure 9. Footprint recommendation for QFN10 (1.8 x 1.4 x 0.5 mm) - 0.40 mm pitch 16/20 Millimeters Typ Min 0.50 0.45 0.02 0 0.127 – 0.20 0.15 1.80 1.75 1.40 1.35 0.40 – 0.40 0.35 Doc ID 15967 Rev 1 ST2129 Max 0.55 0.05 – 0.25 1.85 1.45 – 0.45 ...

Page 17

... ST2129 Figure 10. Carrier tape for QFN10 (1.8 x 1.4 x 0.5 mm) - 0.40 mm pitch Figure 11. Reel information for QFN10 (1.8 x 1.4 x 0.5 mm) - 0.40 mm pitch Doc ID 15967 Rev 1 Package mechanical data Back view 17/20 ...

Page 18

... Package mechanical data Figure 12. Reel information for QFN10 (1.8 x 1.4 x 0.5 mm) - 0.40 mm pitch 18/20 Doc ID 15967 Rev 1 ST2129 ...

Page 19

... ST2129 9 Revision history Table 14. Document revision history Date 07-Sep-2009 Revision 1 Initial release. Doc ID 15967 Rev 1 Revision history Changes 19/20 ...

Page 20

... Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America 20/20 Please Read Carefully: © 2009 STMicroelectronics - All rights reserved STMicroelectronics group of companies www.st.com Doc ID 15967 Rev 1 ST2129 ...

Related keywords