SSTE32882KA1 Integrated Device Technology, SSTE32882KA1 Datasheet - Page 54

• Manufacturer Part Number: SSTE32882KA1
• Description: 1.25v/1.35v/1.5v Registering Clock Driver With Parity Test And Quad Chip Select
• Manufacturer: Integrated Device Technology

CONTROL WORDS
1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
SSTE32882KA1
1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
The SSTE32882KA1 registers have internal control bits for adapting the configuration of certain device features. The control
bits are accessed by the simultaneous assertion of both DCS0 and DCS1 in the QuadCS disabled mode. In the QuadCS enabled
mode, the simultaneous assertion of both DCS2 and DCS3 during normal operation, and the assertion of all four DCS[3:0]
inputs also results in control word access. However, assertion of any three DCS[3:0] inputs is not legal. Register Qn outputs
including QxCKE0, QxCKE1, QxODT0 and QxODT1 remain in their previous state. Select signals QxCS[n:0] are set to high
during control word access.
The SSTE32882KA1 allocates decoding for up to 16 words of control bits, RC0 through RC15. Selection of each word of
control bits is presented on inputs DA0 through DA2 and DBA2. Data to be written into the configuration registers need to be
presented on DA3, DA4, DBA0 and DBA1. Bits DA[15:5] need to be low, and at least one DCKEn input must be high, for
valid data access. If Power Down mode is enabled in RC9[DBA1], at least one DCKE must be high for valid control word
access. The inputs on DRAS, DCAS, DWE, and DODT[1:0] can be either high or low, and are ignored by the SSTE32882KA1
during control word access. In all cases Address and command parity is checked during control word write operations.
ERROUT is asserted and the command is ignored if a parity error is detected. Using this mechanism, controllers may use the
SSTE32882KA1 to validate the address and command bus signal integrity to the module as long as one or more of the parity
checked input signals DA3-DA15, DBA0, DBA1, DRAS, DCAS, DWE are kept high.
Control word access must be possible at any defined frequency independent of the current setting of RC2[DBA1] control
registers.
THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE
54
COMMERCIAL TEMPERATURE RANGE
SSTE32882KA1
7314/8