SST36VF3203 Silicon Storage Technology, Inc., SST36VF3203 Datasheet
SST36VF3203
Available stocks
Related parts for SST36VF3203
SST36VF3203 Summary of contents
Page 1
... Organized as 2M x16 • Dual Bank Architecture for Concurrent Read/Write Operation – 32 Mbit Bottom Sector Protection (in the smaller bank) - SST36VF3203: 8 Mbit + 24 Mbit – 32 Mbit Top Sector Protection (in the smaller bank) - SST36VF3204: 24 Mbit + 8 Mbit • Single 2.7-3.6V for Read and Write Operations • ...
Page 2
... During the Program operation, the only valid reads are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any commands issued during an internal Program operation are ignored. Bank 2 Write Read Read Write 2 32 Mbit Concurrent SuperFlash SST36VF3203 / SST36VF3204 S71270-03-000 7/06 ...
Page 3
... Mbit Concurrent SuperFlash SST36VF3203 / SST36VF3204 Sector- (Block-) Erase Operation These devices offer both Sector-Erase and Block-Erase operations. These operations allow the system to erase the devices on a sector-by-sector (or block-by-block) basis. The sector architecture is based on a uniform sector size of 2 KWord. The Block-Erase mode is based on a uniform block size of 32 KWord ...
Page 4
... If the address is pointing to a different bank (not busy), the device will output array data. Data Protection The devices provide both hardware and software features to protect nonvolatile data from inadvertent writes Mbit Concurrent SuperFlash SST36VF3203 / SST36VF3204 and will produce alternating “1”s 6 ...
Page 5
... Mbit Concurrent SuperFlash SST36VF3203 / SST36VF3204 Hardware Data Protection Noise/Glitch Protection: A WE# or CE# pulse of less than 5 ns will not initiate a Write cycle. V Power Up/Down Detection: The Write operation is DD inhibited when V is less than 1.5V. DD Write Inhibit Mode: Forcing OE# low, CE# high, or WE# high will inhibit the Write operation. This prevents inadvert- ent writes during power-up or power-down ...
Page 6
... See Table 7 for the software command code, Fig- and A indicate ure 13 for timing waveform and Figure 21 for a flowchart. (8 KWord / 16 KByte Sector Protection) SuperFlash Memory Bank 1 SuperFlash Memory Bank Mbit Concurrent SuperFlash SST36VF3203 / SST36VF3204 I RODUCT DENTIFICATION Address BK 0000H X BK 0001H X BK 0001H X ...
Page 7
... Mbit Concurrent SuperFlash SST36VF3203 / SST36VF3204 TABLE 3: SST36VF3203 CSF B X SST36VF3203 Block BA0 BA1 BA2 BA3 BA4 BA5 BA6 BA7 Bank 1 BA8 BA9 BA10 BA11 BA12 BA13 BA14 BA15 BA16 BA17 BA18 BA19 BA20 BA21 BA22 BA23 BA24 BA25 BA26 BA27 ...
Page 8
... Data Sheet TABLE 3: SST36VF3203 CSF B X SST36VF3203 Block BA42 BA43 BA44 BA45 BA46 BA47 BA48 BA49 BA50 BA51 BA52 Bank 2 BA53 BA54 BA55 BA56 BA57 BA58 BA59 BA60 BA61 BA62 BA63 ©2005 Silicon Storage Technology, Inc OTTOM UAL ANK ...
Page 9
... Mbit Concurrent SuperFlash SST36VF3203 / SST36VF3204 TABLE 4: SST36VF3204 CSF T X SST36VF3204 Block BA0 BA1 BA2 BA3 BA4 BA5 BA6 BA7 BA8 BA9 BA10 BA11 BA12 BA13 BA14 BA15 BA16 BA17 BA18 BA19 BA20 BA21 Bank 2 BA22 BA23 BA24 BA25 BA26 BA27 ...
Page 10
... 3C0000H–3CFFFFH 3D0000H–3DFFFFH 3E0000H–3EFFFFH 3F0000H–3FBFFFH 3FC000H–3FFFFFH 10 SST36VF3203 / SST36VF3204 ( ONTINUED OF Address Range x16 158000H–15FFFFH 160000H–167FFFH 168000H–16FFFFH 170000H–177FFFH 178000H–17FFFFH 180000H–187FFFH 188000H– ...
Page 11
... Mbit Concurrent SuperFlash SST36VF3203 / SST36VF3204 FIGURE SSIGNMENTS FOR A15 1 A14 2 A13 3 A12 4 A11 5 A10 A19 9 A20 10 WE# 11 RST WP# 14 RY/BY# 15 A18 16 A17 FIGURE SSIGNMENTS FOR ©2005 Silicon Storage Technology, Inc. ...
Page 12
... can but no other value Device ID = SST36VF3203 = 7354H, SST36VF3204 = 7353H ©2005 Silicon Storage Technology, Inc. To provide memory addresses. During Sector-Erase and Hardware Sector Protection address lines will select the sector. During Block-Erase lines will select the block. ...
Page 13
... For SST36VF3203 the Security ID Address Range is: (x16 mode) = 100000H to 100087H,(x8 mode) = 100000H to 10010FH SST ID is read at Address Range(x16 mode) = 100000H to 100007H (x8 mode) = 100000H to 10000FH User ID is read at Address Range(x16 mode) = 100008H to 100087H (x8 mode) = 100010H to 10010FH Lock status is read at Address 1000FFH (x16) or 1001FFH (x8). Unlocked: DQ3 = 1 / Locked: DQ3 = 0. ...
Page 14
... Maximum time out for Program 2 times typical (2 Maximum time out for buffer program 2 Maximum time out for individual Sector-/Block-Erase 2 N Maximum time out for Chip-Erase 2 times typical ( Mbit Concurrent SuperFlash SST36VF3203 / SST36VF3204 = 16 µs) N µs (00H = not supported ms) 6 ...
Page 15
... Mbit Concurrent SuperFlash SST36VF3203 / SST36VF3204 TABLE 10 EVICE EOMETRY NFORMATION Address Address 1 x16 Mode x8 Mode Data 27H 4EH 0016H 28H 50H 0002H 29H 52H 0000H 2AH 54H 0000H 2BH 56H 0000H 2CH 58H 0002H 2DH 5AH 003FH 2EH 5CH 0000H ...
Page 16
... ANGE Range Ambient Temp Extended -20°C to +85°C Industrial -40°C to +85° ONDITIONS OF EST Input Rise/Fall Time . . . . . . . . . . . . . . 5 ns Output Load . . . . . . . . . . . . . . . . . . . . C See Figures 17 and 18 ©2005 Silicon Storage Technology, Inc. 32 Mbit Concurrent SuperFlash = 25° 1. 2.7-3.6V 2.7-3. SST36VF3203 / SST36VF3204 DD DD S71270-03-000 +0.5V +2.0V 7/06 ...
Page 17
... Mbit Concurrent SuperFlash SST36VF3203 / SST36VF3204 TABLE 11 PERATING HARACTERISTICS Symbol Parameter 1 I Active V Current DD DD Read Program and Erase Concurrent Read/Write I Standby V Current Auto Low Power V Current ALP DD I Reset V Current Input Leakage Current LI I Input Leakage Current ...
Page 18
... V = 2.7-3.6V ARAMETERS DD Min 500 IMING ARAMETERS Min Mbit Concurrent SuperFlash SST36VF3203 / SST36VF3204 Max Max 10 150 S71270-03-000 Units µs T15.1 1270 Units µ ...
Page 19
... Mbit Concurrent SuperFlash SST36VF3203 / SST36VF3204 ADDRESSES CE# OE WE# HIGH-Z DQ 15-0 FIGURE EAD YCLE IMING 555 ADDRESSES WE# T WPH T AS OE# CE# RY/BY# DQ XXAA 15-0 Note: X can FIGURE 4: WE# C ONTROLLED ©2005 Silicon Storage Technology, Inc OLZ T CLZ ...
Page 20
... XX55 XXA0 DATA WORD (ADDR/DATA) , but no other value ROGRAM YCLE IMING IAGRAM DATA# D IAGRAM 20 32 Mbit Concurrent SuperFlash SST36VF3203 / SST36VF3204 1270 F05.0 T OES DATA# DATA 1270 F06.0 S71270-03-000 VALID 7/06 ...
Page 21
... Mbit Concurrent SuperFlash SST36VF3203 / SST36VF3204 ADDRESSES CE# T OEH OE# WE FIGURE OGGLE IT IMING ADDRESSES 555 2AA CE# OE WE# RY/BY# DQ XXAA XX55 15-0 Note: This device also supports CE# controlled Chip-Erase operation. The WE# and CE# signals are interchageable as long as minimum timings are met. (See Table 16) ...
Page 22
... XX30 LOCK RASE IMING IAGRAM 555 555 2AA SA X XX80 XXAA XX55 ECTOR RASE IMING IAGRAM 22 32 Mbit Concurrent SuperFlash SST36VF3203 / SST36VF3204 1270 F09 XX50 S71270-03-000 VALID VALID 1270 F10.0 7/06 ...
Page 23
... Mbit Concurrent SuperFlash SST36VF3203 / SST36VF3204 THREE-BYTE SEQUENCE FOR SOFTWARE ID ENTRY ADDRESSES 555 CE# OE WE# DQ 15-0 XXAA Device ID = 7354H for SST36VF3203 and 7353H for SST36VF3204 Note: X can be V FIGURE 11 OFTWARE NTRY AND THREE-BYTE SEQUENCE FOR CFI QUERY ENTRY 555 2AA ADDRESSES CE# OE# ...
Page 24
... IH /CFI E XIT CFI QUERY ENTRY 2AA 555 T IDA T WPH XX55 XX88 SW1 SW2 µs prior to and 1 µs after the command sequence but no other value Mbit Concurrent SuperFlash SST36VF3203 / SST36VF3204 1270 F13 1270 F14.0 S71270-03-000 7/06 ...
Page 25
... Mbit Concurrent SuperFlash SST36VF3203 / SST36VF3204 RY/BY RST# CE#/OE# FIGURE 15: RST IMING IAGRAM RY/BY# RST# CE# OE# FIGURE 16: RST IMING IAGRAM ©2005 Silicon Storage Technology, Inc. T RHR (W HEN NO INTERNAL OPERATION IS IN PROGRESS URING ECTOR OR LOCK RASE OPERATION 25 Data Sheet 1270 F15 ...
Page 26
... DD ) and V (0 Input rise and fall times (10 EFERENCE AVEFORMS TO TESTER TO DUT 1270 F18 Mbit Concurrent SuperFlash SST36VF3203 / SST36VF3204 V OT OUTPUT 1270 F17.0 ) for a logic “0”. Measurement reference points ↔ 90%) are <5 ns. Note Test IT INPUT OUTPUT ...
Page 27
... Mbit Concurrent SuperFlash SST36VF3203 / SST36VF3204 FIGURE 19 ORD ROGRAM ©2005 Silicon Storage Technology, Inc. Start Load data: XXAAH Address: 555H Load data: XX55H Address: 2AAH Load data: XXA0H Address: 555H Load Address/Data Wait for end of Program ( Data# Polling bit, or Toggle bit ...
Page 28
... Initiated Wait SCE Program/Erase Completed FIGURE 20 AIT PTIONS ©2005 Silicon Storage Technology, Inc. 32 Mbit Concurrent SuperFlash SST36VF3203 / SST36VF3204 Toggle Bit Program/Erase Initiated Read byte/word Read same No byte/word No Does DQ 6 match? Yes Program/Erase Completed 28 Data# Polling Program/Erase ...
Page 29
... Mbit Concurrent SuperFlash SST36VF3203 / SST36VF3204 Software Product ID Entry Command Sequence Load data: XXAAH Address: 555H Load data: XX55H Address: 2AAH Load data: XX90H Address: 555H Wait T IDA Read Software ID FIGURE 21 OFTWARE RODUCT ©2005 Silicon Storage Technology, Inc. CFI Query Entry ...
Page 30
... Sector erased to FFFFH Note: X can but no other value. IL IH, EQUENCE 30 32 Mbit Concurrent SuperFlash SST36VF3203 / SST36VF3204 Block-Erase Command Sequence Load data: XXAAH Address: 555H Load data: XX55H Address: 2AAH Load data: XX80H Address: 555H Load data: XXAAH Address: 555H ...
Page 31
... SST36VF3203 / SST36VF3204 PRODUCT ORDERING INFORMATION SST 36 VF 320x - XXXX - XXX Valid combinations for SST36VF3203 SST36VF3203-70-4E-B3KE SST36VF3203-70-4E-EKE SST36VF3203-70-4I-B3KE SST36VF3203-70-4I-EKE Valid combinations for SST36VF3204 SST36VF3204-70-4E-B3KE SST36VF3204-70-4E-EKE SST36VF3204-70-4I-B3KE SST36VF3204-70-4I-EKE Note: Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations. © ...
Page 32
... SST B3K ACKAGE ODE ©2005 Silicon Storage Technology, Inc. 32 Mbit Concurrent SuperFlash BOTTOM VIEW 4.00 6.00 ± 0.20 0. 1.10 ± 0.10 0.12 0.35 ± 0. (TFBGA) 6 ALL RID RRAY SST36VF3203 / SST36VF3204 5.60 0.45 ± 0.05 0.80 (48X CORNER 1mm 48-tfbga-B3K-6x8-450mic S71270-03-000 7/06 ...
Page 33
... Mbit Concurrent SuperFlash SST36VF3203 / SST36VF3204 Pin # 1 Identifier 0.70 0.50 Note: 1. Complies with JEDEC publication 95 MO-142 DD dimensions, although some dimensions may be more stringent. 2. All linear dimensions are in millimeters (max/min). 3. Coplanarity: 0 Maximum allowable mold flash is 0. the package ends, and 0.25 mm between leads. 48 ...
Page 34
... Changes TOE from 30ns to 35ns, Table 15, page 18 03 • Re-added Industrial Grade reference Silicon Storage Technology, Inc. • 1171 Sonora Court • Sunnyvale, CA 94086 • Telephone 408-735-9110 • Fax 408-735-9036 ©2005 Silicon Storage Technology, Inc. 32 Mbit Concurrent SuperFlash SST36VF3203 / SST36VF3204 Description www.SuperFlash.com or www.sst.com 34 Date Feb 2005 Sep 2005 ...