mcf5211 Freescale Semiconductor, Inc, mcf5211 Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_sml.jpg)
mcf5211
Manufacturer Part Number
mcf5211
Description
Mcf5213ec 32-bit Microcontroller With Can
Manufacturer
Freescale Semiconductor, Inc
Datasheet
1.MCF5211.pdf
(56 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
mcf52110CAE66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mcf52110CAE80
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mcf52110CAF80
Manufacturer:
Freescale
Quantity:
256
Company:
Part Number:
mcf52110CAF80
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mcf52110CEP66
Manufacturer:
PLX
Quantity:
560
Company:
Part Number:
mcf52110CVM66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mcf52110CVM66J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mcf5211CEP66
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
mcf5211LCVM80
Manufacturer:
FRE/MOT
Quantity:
20 000
MCF5213 Family Configurations
1.1.2
The version 2 ColdFire processor core is comprised of two separate pipelines decoupled by an instruction buffer. The two-stage
instruction fetch pipeline (IFP) is responsible for instruction-address generation and instruction fetch. The instruction buffer is
a first-in-first-out (FIFO) buffer that holds prefetched instructions awaiting execution in the operand execution pipeline (OEP).
The OEP includes two pipeline stages. The first stage decodes instructions and selects operands (DSOC); the second stage
(AGEX) performs instruction execution and calculates operand effective addresses, if needed.
The V2 core implements the ColdFire instruction set architecture revision A+ with added support for a separate user stack
pointer register and four new instructions to assist in bit processing. Additionally, the MCF5213 core includes the
multiply-accumulate (MAC) unit for improved signal processing capabilities. The MAC implements a three-stage arithmetic
pipeline, optimized for 16×16 bit operations, with support for one 32-bit accumulator. Supported operands include 16- and
32-bit signed and unsigned integers, signed fractional operands, and a complete set of instructions to process these data types.
The MAC provides support for execution of DSP operations within the context of a single processor at a minimal hardware cost.
1.1.3
The ColdFire processor core debug interface is provided to support system debugging with low-cost debug and emulator
development tools. Through a standard debug interface, access to debug information and real-time tracing capability is provided
on 100-lead packages. This allows the processor and system to be debugged at full speed without the need for costly in-circuit
emulators.
The on-chip breakpoint resources include a total of nine programmable 32-bit registers: an address and an address mask register,
a data and a data mask register, four PC registers, and one PC mask register. These registers can be accessed through the
dedicated debug serial communication channel or from the processor’s supervisor mode programming model. The breakpoint
registers can be configured to generate triggers by combining the address, data, and PC conditions in a variety of single- or
dual-level definitions. The trigger event can be programmed to generate a processor halt or initiate a debug interrupt exception.
The MCF5213 implements revision B+ of the ColdFire Debug Architecture.
The MCF5213’s interrupt servicing options during emulator mode allow real-time critical interrupt service routines to be
serviced while processing a debug interrupt event. This ensures the system continues to operate even during debugging.
To support program trace, the V2 debug module provides processor status (PST[3:0]) and debug data (DDATA[3:0]) ports.
These buses and the PSTCLK output provide execution status, captured operand data, and branch target addresses defining
processor activity at the CPU’s clock rate. The MCF5213 includes a new debug signal, ALLPST. This signal is the logical AND
of the processor status (PST[3:0]) signals and is useful for detecting when the processor is in a halted state (PST[3:0] = 1111).
The full debug/trace interface is available only on the 100-pin packages. However, every product features the dedicated debug
serial communication channel (DSI, DSO, DSCLK) and the ALLPST signal.
8
•
•
— System configuration during reset
— Selects one of six clock modes
— Configures output pad drive strength
— Unique part identification number and part revision number
General purpose I/O interface
— Up to 56 bits of general purpose I/O
— Bit manipulation supported via set/clear functions
— Programmable drive strengths
— Unused peripheral pins may be used as extra GPIO
JTAG support for system level board testing
V2 Core Overview
Integrated Debug Module
MCF5213 ColdFire Microcontroller, Rev. 3
Freescale Semiconductor