mcm63r836 Freescale Semiconductor, Inc, mcm63r836 Datasheet - Page 18

• Manufacturer Part Number: mcm63r836
• Description: 8m Late Write Hstl
• Manufacturer: Freescale Semiconductor, Inc

MCM63R836 MCM63R918
18
OVERVIEW
Standard 1149.1–1990; the standard (public) instructions
and device specific (private) instructions. Some public
instructions, are mandatory for IEEE 1149.1 compliance.
Optional public instructions must be implemented in pre-
scribed ways.
1149.1 conventions, it is not IEEE 1149.1 compliant because
some of the mandatory instructions are not fully imple-
mented. The TAP on this device may be used to monitor all
input and I/O pads, but can not be used to load address,
data, or control signals into the RAM or to preload the I/O
buffers. In other words, the device will not perform IEEE
1149.1 EXTEST, INTEST, or the preload portion of the
SAMPLE/PRELOAD command.
two least significant bits of the instruction register are loaded
with 01. When the controller is moved to the shift–IR state
the instruction register is placed between TDI and TDO. In
this state the desired instruction is serially loaded through the
TDI input (while the previous contents are shifted out at
TDO). For all instructions, the TAP executes newly loaded
instructions only when the controller is moved to update–IR
state. The TAP instruction sets for this device are listed in the
following tables.
BYPASS
ter when the bypass register is placed between TDI and
TDO. This occurs when the TAP controller is moved to the
shift–DR state. This allows the board level scan path to be
shortened to facilitate testing of other devices in the scan
path.
SAMPLE/PRELOAD
instruction. When the SAMPLE/PRELOAD instruction is
loaded in the instruction register, moving the TAP controller
into the capture–DR state, loads the data in the RAMs input
and I/O buffers into the boundary scan register. Because the
RAM clock(s) are independent from the TAP clock (TCK), it is
possible for the TAP to attempt to capture the I/O ring con-
tents while the input buffers are in transition (i.e., in a metast-
able state). Although allowing the TAP to sample metastable
inputs will not harm the device, repeatable results can not be
There are two classes of instructions defined in the IEEE
Although the TAP controller in this device follows the IEEE
When the TAP controller is placed in capture–IR state, the
The BYPASS instruction is loaded in the instruction regis-
SAMPLE/PRELOAD is an IEEE 1149.1 mandatory public
TAP CONTROLLER INSTRUCTION SET
STANDARD (PUBLIC) INSTRUCTIONS
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
expected. RAM input signals must be stabilized for long
enough to meet the TAPs input data capture setup, plus hold
time (t CS plus t CH ). The RAMs clock inputs need not be
paused for any other TAP operation except capturing the I/O
ring contents into the boundary scan register.
boundary scan register between the TDI and TDO pins. Be-
cause the PRELOAD portion of the command is not im-
plemented in this device, moving the controller to the
update–DR state with the SAMPLE/PRELOAD instruction
loaded in the instruction register has the same effect as the
pause–DR command. This functionality is not IEEE 1149.1
compliant.
EXTEST
is to be executed whenever the instruction register, whatever
length it may be in the device, is loaded with all logic 0s.
EXTEST is not implemented in this device. Therefore, this
device is not IEEE 1149.1 compliant. Nevertheless, this
RAMs TAP does respond to an all zeros instruction, as
follows. With the EXTEST (000) instruction loaded in the
instruction register, the RAM responds just as it does in
response to the SAMPLE/PRELOAD instruction described
above, except the DQ pins are forced to high–Z any time the
instruction is loaded.
IDCODE
into the ID register when the controller is in capture–DR
mode and places the ID register between the TDI and TDO
pins in shift–DR mode. The IDCODE instruction is the default
instruction loaded in at power up and any time the controller
is placed in the test–logic–reset state.
SAMPLE–Z
register, all DQ pins are forced to an inactive drive state
(high–Z) and the boundary scan register is connected be-
tween TDI and TDO when the TAP controller is moved to the
shift–DR state.
NO OP
use.
THE DEVICE SPECIFIC (PRIVATE) INSTRUCTION
THE DEVICE SPECIFIC (PUBLIC) INSTRUCTION
Moving the controller to shift–DR state then places the
EXTEST is an IEEE 1149.1 mandatory public instruction. It
The IDCODE instruction causes the ID ROM to be loaded
If the SAMPLE–Z instruction is loaded in the instruction
Do not use these instructions; they are reserved for future
MOTOROLA FAST SRAM