ics951403 Integrated Device Technology, ics951403 Datasheet - Page 14

• Manufacturer Part Number: ics951403
• Description: Amd-k7 System Clock Chip
• Manufacturer: Integrated Device Technology

CPU_STOP# Timing Diagram
CPU_STOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPUCLKs for low power
operation. CPU_STOP# is synchronized by the ICS951403. All other clocks will continue to run while the CPUCLKs
clocks are disabled. The CPUCLKs will always be stopped in a low state and start in such a manner that guarantees
the high pulse width is a full pulse. CPUCLK on latency is less than 4 CPUCLKs and CPUCLK off latency is less than
4 CPUCLKs.
Notes:
1. All timing is referenced to the internal CPUCLK.
2. CPU_STOP# is an asynchronous input and metastable conditions may exist. This signal is
3. All other clocks continue to run undisturbed.
4. PD# and PCI_STOP# are shown in a high (true) state.
0486B—02/23/04
ICS951403
synchronized to the CPUCLKs inside the ICS951403.
CPU_STOP#
INTERNAL
PD# (High)
CPUCLKT
CPUCLKC
CPUCLK
PCICLK
14