ics9db108 Integrated Device Technology, ics9db108 Datasheet - Page 12

no-image

ics9db108

Manufacturer Part Number
ics9db108
Description
Eight Output Differential Buffer For Pci-express
Manufacturer
Integrated Device Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ics9db108AF
Manufacturer:
ICS
Quantity:
7 740
Part Number:
ics9db108AF
Manufacturer:
ICS
Quantity:
20 000
Part Number:
ics9db108AFLFT
Manufacturer:
IDT
Quantity:
20 000
Part Number:
ics9db108AFT
Manufacturer:
ICS
Quantity:
20 000
Part Number:
ics9db108AG
Quantity:
1 480
Part Number:
ics9db108AG
Manufacturer:
ICS
Quantity:
20 000
Part Number:
ics9db108BF
Manufacturer:
ICS
Quantity:
420
Part Number:
ics9db108BF
Manufacturer:
ICS
Quantity:
20 000
Part Number:
ics9db108BFLF
Manufacturer:
ICS
Quantity:
12 906
Part Number:
ics9db108BFLFT
Manufacturer:
ALTERA
Quantity:
714
SRC_STOP#
The SRC_STOP# signal is an active-low asynchronous input that cleanly stops and starts the DIF outputs. A valid clock must
be present on SRC_IN for this input to work properly. The SRC_STOP# signal is de-bounced and must remain stable for two
consecutive rising edges of DIF# to be recognized as a valid assertion or de-assertion.
SRC_STOP# - Assertion
Asserting SRC_STOP# causes all DIF outputs to stop after their next transition (if the control register settings allow the output
to stop). When the SRC_STOP# drive bit is ‘0’, the final state of all stopped DIF outputs is DIF = High and DIF# = Low. There
is no change in output drive current. DIF is driven with 6xI
SRC_STOP# drive bit is ‘1’, the final state of all DIF output pins is Low. Both DIF and DIF# are not driven.
SRC_STOP# - De-assertion (transition from '0' to '1')
All stopped differential outputs resume normal operation in a glitch-free manner. The de-assertion latency to active outputs is
2-6 DIF clock periods, with all DIF outputs resuming simultaneously. If the SRC_STOP# drive control bit is ‘1’ (tri-state), all
stopped DIF outputs must be driven High (>200 mV) within 10 ns of de-assertion.
0723F—12/17/07
SRC_STOP_1 (SRC_Stop = Driven, PD = Driven)
SRC_STOP_2 (SRC_Stop =Tristate, PD = Driven)
Integrated
Circuit
Systems, Inc.
DIF# (Free Running)
DIF (Free Running)
DIF# (Free Running)
DIF (Free Running)
DIF# (Stoppable)
DIF (Stoppable)
DIF# (Stoppable)
DIF (Stoppable)
SRC_Stop#
PWRDWN#
SRC_Stop#
PWRDWN#
REF.
12
(Not recommended for new designs)
DIF# is not driven, but pulled low by the termination. When the
1mS
1mS
ICS9DB108

Related parts for ics9db108