ics9db401 Integrated Device Technology, ics9db401 Datasheet - Page 12
ics9db401
Manufacturer Part Number
ics9db401
Description
Four Output Differential Buffer For Pci Express
Manufacturer
Integrated Device Technology
Datasheet
1.ICS9DB401.pdf
(17 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ics9db401BGLFT
Manufacturer:
ICS
Quantity:
20 000
Part Number:
ics9db401CFLF
Manufacturer:
ICS
Quantity:
20 000
Part Number:
ics9db401CFLFT
Manufacturer:
IDT
Quantity:
20 000
Company:
Part Number:
ics9db401CGLFT
Manufacturer:
IDT
Quantity:
3 200
PD#
The PD# pin cleanly shuts off all clocks and places the device into a power saving mode. PD# must be asserted before shutting
off the input clock or power to insure an orderly shutdown. PD is asynchronous active-low input for both powering down the
device and powering up the device. When PD# is asserted, all clocks will be driven high, or tri-stated (depending on the PD#
drive mode and Output control bits) before the PLL is shut down.
PD# Assertion
When PD# is sampled low by two consecutive rising edges of DIF#, all DIF outputs must be held High, or tri-stated (depending
on the PD# drive mode and Output control bits) on the next High-Low transition of the DIF# outputs. When the PD# drive mode
bit is set to ‘0’, all clock outputs will be held with DIF driven High with 2 x I
set to ‘1’, both DIF and DIF# are tri-stated.
PD# De-assertion
Power-up latency is less than 1 ms. This is the time from de-assertion of the PD# pin, or VDD reaching 3.3V, or the time from
valid SRC_IN clocks until the time that stable clocks are output from the device (PLL Locked). If the PD# drive mode bit is set
to ‘1’, all the DIF outputs must driven to a voltage of >200 mV within 300 ms of PD# de-assertion.
IDT
ICS9DB401C
Four Output Differential Buffer for PCI Express
TM
/ICS
TM
Four Output Differential Buffer for PCI Express
PWRDWN#
PWRDWN#
DIF#
DIF#
DIF
DIF
Tstable
<1mS
<300uS, >200mV
Tdrive_PwrDwn#
12
REF
and DIF# tri-stated. If the PD# drive mode bit is
ICS9DB401C
REV E 03/18/08