mpc93h51 Integrated Device Technology, mpc93h51 Datasheet - Page 5

no-image

mpc93h51

Manufacturer Part Number
mpc93h51
Description
Low Voltage Pll Clock Driver
Manufacturer
Integrated Device Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC93H51
Manufacturer:
DALLAS
Quantity:
170
Part Number:
mpc93h51AC
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
mpc93h51ACR2
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
mpc93h51FA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mpc93h51FAR2
Manufacturer:
IDT
Quantity:
1 668
IDT™ Low Voltage PLL Clock Driver
Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc
MPC93H51
Low Voltage PLL Clock Driver
Advanced Clock Drivers Device Data
Freescale Semiconductor
Table 6. AC Characteristics (V
Symbol
V
t
1. AC characteristics apply for parallel output termination of 50 Ω to V
2. The PLL will be unstable with a divide by 2 feedback ratio.
3. V
4. The MPC93H51 will operate with input rise/fall times up to 3.0 ns, but the AC characteristics, specifically t
t
t
t
JIT(PER)
PLZ, HZ
PZL, ZH
t
JIT(CC)
t
t
f
CMR
f
f
r
t
JIT(∅)
refDC
LOCK
V
, t
t
sk(o)
t
BW
VCO
MAX
DC
f
r
(∅)
and the input swing lies within the V
t
ref
, t
PP
r
f
/t
CMR
(4)
f
(3)
f
are within the specified range.
(AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the V
Input Frequency
VCO Frequency
Maximum Output Frequency
Reference Input Duty Cycle
Peak-to-Peak Input Voltage
Common Mode Range
TCLK Input Rise/Fall Time
Propagation Delay (static phase offset)
Output-to-Output Skew
Output Duty Cycle
Output Rise/Fall Time
Output Disable Time
Output Enable Time
PLL closed loop bandwidth
Cycle-to-cycle jitter
Single Output Frequency Configuration
Period Jitter
Single Output Frequency Configuration
I/O Phase Jitter
Maximum PLL Lock Time
(2)
Characteristics
CC
= 3.3 V ± 5%, T
(2)
PP
(AC) specification. Violation of V
PCLK to EXT_FB
TCLK to EXT_FB
Static test mode
100 – 240 MHz
50 – 120 MHz
PCLK, PCLK
PCLK, PCLK
÷ 4 feedback
÷ 8 feedback
÷ 2 feedback
÷ 4 feedback
÷ 8 feedback
÷ 4 feedback
÷ 4 feedback
25 – 60 MHz
÷ 2 output
÷ 4 output
÷ 8 output
A
= 0° to 70°C)
5
TT.
48.75
–150
47.5
Min
200
100
500
1.2
0.1
50
25
50
25
25
45
(1)
0
0
CMR
or V
PP
9.0 – 20.0
3.0 – 9.5
1.2 – 2.1
impacts static phase offset t
Typ
50
50
50
V
51.75
+150
+250
1000
CC
Max
52.5
120
300
480
240
120
300
1.0
1.0
7.0
6.0
60
60
75
55
40
25
30
5
-0.9
(∅)
, can only be guaranteed if
(∅)
.
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
Unit
mV
ms
ns
ps
ps
ps
ns
ns
ns
ps
ps
ps
%
%
%
%
V
PLL_EN = 1
PLL_EN = 1
PLL_EN = 0
LVPECL
LVPECL
0.8 to 2.0 V
0.55 to 2.4 V
-3 db point of
PLL transfer
characteristic
RMS value
RMS value
RMS value
PLL locked
PLL locked
Condition
MPC93H51
CMR
range
NETCOM
MPC93H51
5

Related parts for mpc93h51