mpc99j93far2 Integrated Device Technology, mpc99j93far2 Datasheet

no-image

mpc99j93far2

Manufacturer Part Number
mpc99j93far2
Description
Redundant Lvpecl 2 1 Dymic Clock Switch
Manufacturer
Integrated Device Technology
Datasheet
IDT™ Intelligent Dynamic Clock Switch (IDCS) PLL Clock Driver
Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc
Intelligent Dynamic Clock Switch
(IDCS) PLL Clock Driver
Freescale Semiconductor
Technical Data
© Freescale Semiconductor, Inc., 2005. All rights reserved.
Intelligent Dynamic Clock Switch
(IDCS) PLL Clock Driver
tree designs. The device receives two differential LVPECL clock signals from
which it generates 5 new differential LVPECL clock outputs. Two of the output
pairs regenerate the input signals frequency and phase while the other three
pairs generate 2x, phase aligned clock outputs.
Features
Functional Description
monitors both input CLK signals. Upon detection of a failure (CLK stuck HIGH or
LOW for at least 1 period), the INP_BAD for that CLK will be latched (H). If that
CLK is the primary clock, the IDCS will switch to the good secondary clock and
phase/frequency alignment will occur with minimal output phase disturbance.
The typical phase bump caused by a failed clock is eliminated. (See Application
Information section).
The MPC99J93 is a PLL clock driver designed specifically for redundant clock
The MPC99J93 Intelligent Dynamic Clock Switch (IDCS) circuit continuously
32-Lead Pb-Free Package Available
Fully Integrated PLL
Intelligent Dynamic Clock Switch
LVPECL Clock Outputs
LVCMOS Control I/O
3.3 V Operation
32-Lead LQFP Packaging
Man_Override
Clk_Selected
Alarm_Reset
Inp1bad
Inp0bad
PLL_En
Sel_Clk
Ext_FB
Ext_FB
DYNAMIC
SWITCH
CLK0
CLK0
CLK1
CLK1
LOGIC
MR
OR
Figure 1. Block Diagram
200 – 360 MHz
1
PLL
÷2
÷4
INTELLIGENT DYNAMIC
32-LEAD LQFP PACKAGE
32-LEAD LQFP PACKAGE
PLL CLOCK DRIVER
MPC99J93
Pb-FREE PACKAGE
CLOCK SWITCH
CASE 873A-03
CASE 873A-03
FA SUFFIX
AC SUFFIX
Qb0
Qb0
Qb1
Qb1
Qb2
Qb2
Qa0
Qa0
Qa1
Qa1
DATA SHEET
Rev 3, 05/2005
MPC99J93
MPC99J93
MPC99J93

Related parts for mpc99j93far2

mpc99j93far2 Summary of contents

Page 1

... Clk_Selected Inp1bad Inp0bad Man_Override Alarm_Reset Sel_Clk IDT™ Intelligent Dynamic Clock Switch (IDCS) PLL Clock Driver © Freescale Semiconductor, Inc., 2005. All rights reserved. Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc DYNAMIC SWITCH LOGIC OR CLK0 CLK0 CLK1 ...

Page 2

... LVCMOS Input V Power Supply CCA V Power Supply CC GNDA Power Supply GND Power Supply MPC99J93 IDT™ Intelligent Dynamic Clock Switch (IDCS) PLL Clock Driver Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc Qa1 26 Qa1 27 ...

Page 3

... MPC99J93 employ thermal modeling analysis to assist in applying the junction temperature specifications to their particular application. IDT™ Intelligent Dynamic Clock Switch (IDCS) PLL Clock Driver Advanced Clock Drivers Devices Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc Freescale Semiconductor (1) Min – ...

Page 4

... Functional operation is obtained when the crosspoint is within the V CMR range and the input swing lies within the V MPC99J93 IDT™ Intelligent Dynamic Clock Switch (IDCS) PLL Clock Driver Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc 4 = 3.3 V ± 5 –40° to +85°C) CC ...

Page 5

... Specification holds for a clock switch between two input signals (CLK0, CLK1) at any phase difference (±180°). Delta period change per cycle is averaged over the clock switch excursion. IDT™ Intelligent Dynamic Clock Switch (IDCS) PLL Clock Driver Advanced Clock Drivers Devices Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc Freescale Semiconductor (1) = 3.3 V ± 5 – ...

Page 6

... Clk_Selected = Sel_Clk). NOTE: If both CLKs are bad when Alarm_Reset is asserted, MPC99J93 IDT™ Intelligent Dynamic Clock Switch (IDCS) PLL Clock Driver Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc 6 APPLICATIONS INFORMATION both INP_BADs will be latched (H) after one Ext_FB period and Clk_Selected will be latched (L) indicating CLK0 is the PLL reference signal ...

Page 7

... C DETAIL AD 8X (θ1˚ (S) A1 (L1) DETAIL AD IDT™ Intelligent Dynamic Clock Switch (IDCS) PLL Clock Driver Advanced Clock Drivers Device Data Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc Freescale Semiconductor PACKAGE DIMENSIONS 4X 0. ...

Page 8

... Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners ...

Related keywords