sy89429a Micrel Semiconductor, sy89429a Datasheet - Page 5

• Manufacturer Part Number: sy89429a
• Description: Sy89429a Programmable Frequency Synthesizer 25mhz To 400mhz
• Manufacturer: Micrel Semiconductor

Micrel, Inc.
configuring the internal dividers to produce the desired
frequency at the outputs. The output frequency can be
represented by this formula:
modulus, and N is the output divider modulus. Note that it is
possible to select values of M such that the PLL is unable to
achieve loop lock. To avoid this, always make sure that M is
selected to be 200 M 400 for a 16MHz input reference.
through the parallel interface, and then possibly again through
the serial interface. This approach allows the designer to
bring up the application at one frequency and then change or
fine-tune the clock, as the ability to control the serial interface
becomes available. To minimize transients in the frequency
domain, the output should be varied in the smallest step size
possible.
T2
PROGRAMMING INTERFACE
0
0
0
0
1
1
1
1
Programming the device is accomplished by properly
Where F
M[8:0] and N[1:0] are normally specified once at power-on,
T1
0
0
1
1
0
0
1
1
���� �
S
XTAL
_ CL OCK
S
S
P
M[ 8 :0 ]
N[ 1 :0 ]
T0
_ DA TA
_ LOAD
_ LOAD
0
1
0
1
0
1
0
1
�
is the crystal frequency, M is the loop divider
�����
Data Out – Last Bit SR
HIGH
FREF
M Counter Output
FOUT
LOW
S_
FOUT ÷ 4
�
CLOCK
�
�
÷ M
TEST
M,N
Input S_
�
�
First
Bit
T 2
T 1
DATA
FVCO ÷ N
FVCO ÷ N
FVCO ÷ N
FVCO ÷ N
FVCO ÷ N
FVCO ÷ N
S_
FVCO ÷ N
T 0
to M0 then M1, then M2, etc., as indicated above.
FOUT / FOUT
CLOCK
N1
÷ N
N0
M8
5
internal nodes (as determined by the T[1:0] bits in the serial
configuration stream). It is not configurable through the
parallel interface. Although it is possible to select the node
that represents FOUT, the TTL output may not be able to
toggle fast enough for some of the higher output frequencies.
The T2, T1, T0 configuration latches are preset to 000 when
P_LOAD is low, so that the FOUT outputs are as jitter-free as
possible. The serial configuration port can be used to select
one of the alternate functions for this pin.
register with the next two and the M register with the final eight
bits of the data stream on the S_
the most significant bit is loaded first (T2, N1 and M8).
bypass mode. In this mode the S_
into the M and N dividers. The N divider drives the FOUT
differential pair and the M counter drives the TEST output
pin. In this mode the S_
speed board level functional test or debug. Bypassing the
PLL and driving FOUT directly gives the user more control
on the test clocks sent through the clock tree (See detailed
Block Diagram). Because the S_
frequency is limited to 250MHz or less. This means the fastest
the FOUT pin can be toggled via the S_
the minimum divide ratio of the N counter is 2. Note that the
M counter output on the TEST output will not be a 50% duty
cycle due to the way the divider is implemented.
M7
The TEST output provides visibility for one of several
The Test register is loaded with the first three bits, the N
When T[2:0] is set to 100 the SY89429A is placed in PLL
M6
M5
M4
M3
CLOCK
M2
M1
DATA
CLOCK
input could be used for low
CLOCK
M0
input. For each register
is a TTL level the input
Last
CLOCK
Bit
input is fed directly
Precision Edge
is 125MHz as
SY89429A
®