sy100ep14u Micrel Semiconductor, sy100ep14u Datasheet - Page 3

no-image

sy100ep14u

Manufacturer Part Number
sy100ep14u
Description
Sy100ep14u 2.5v/3.3v/5v 1 5 Lvpecl/pecl/ecl/hstl 2ghz Clock Driver With 2 1 Differential Input Mux
Manufacturer
Micrel Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
sy100ep14uK4G
Manufacturer:
MICREL
Quantity:
5 619
Part Number:
sy100ep14uK4G
Manufacturer:
MICREL/麦瑞
Quantity:
20 000
Part Number:
sy100ep14uK4G TR
Manufacturer:
SYNERGY
Quantity:
43
Company:
Part Number:
sy100ep14uK4G TR
Quantity:
118
Part Number:
sy100ep14uK4G-TR
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
sy100ep14uK4G-TR
Quantity:
4 000
Company:
Part Number:
sy100ep14uK4G-TR
Quantity:
271
Part Number:
sy100ep14uK4GTR
Manufacturer:
MICREL
Quantity:
10 000
Micrel, Inc.
Note 1.
M9999-111805
hbwhelp@micrel.com or (408) 955-1690
TRUTH TABLE
PIN DESCRIPTION
CLK0, /CLK0
CLK1, /CLK1
Q0 to Q4
/Q0 to /Q4
/EN
SEL
V
V
V
CLK0
BB
CC
EE
H
L
X
X
X
Pin
On next negative transition of CLK0 or CLK1.
CLK1
X
X
H
X
L
(1)
PECL, LVPECL, ECL, LVECL, HSTL Clock or Data Inputs.
Internal 75kΩ pull-down resistors on CLK0, CLK1, and internal 75kΩ pull-up and 75kΩ pull-down resistors or
/CLK0, /CLK1. For single-ended applications, connect signal into CLK0 and/or CLK1 inputs. /CLK0, /CLK1
default condition is V
LVPECL, PECL, ECL Differential Outputs: Terminate with 50Ω to V
terminate the unused output with 50Ω to V
LVPECL, PECL, ECL compatible synchronous enable: When /EN goes HIGH, the Q
/Q
when left floating. The internal latch is clocked on the falling edge of the input clock (CLK0, CLK1)
LVPECL, PECL, ECL compatible 2:1 Mux input signal select: When SEL is LOW, CLK0 input pair is selected.
When SEL is HIGH, CLK1 input pair is selected. Includes a 75kΩ pull-down. Default state is LOW and
CLK0 is selected.
Output Reference Voltage: Equal to V
AC-coupled applications. For single-ended PECL, LVPECL applications, bypass with a 0.01µF to V
For single-ended LVTTL inputs, bypass to GND. Max. sink/source current is 0.5mA.
Positive Power Supply: Bypass with 0.1µF//0.01µF low ESR capacitors.
Negative Power Supply: LVPECL, PECL applications, connect to GND.
OUT
CLK_SEL
will go HIGH on the next LOW input clock transition. Includes a 75kΩ pull-down. Default state is LOW
H
H
X
L
L
CC
/EN
H
/2 when left floating. CLK0, CLK1 default condition is LOW when left floating.
L
L
L
L
L*
Q
H
H
L
L
CC
–1.7V (approx.), and used for single-ended input signals or
CC
3
Function
–2V
FUNCTION TABLE
CLK_SEL
0
1
CC
–2V. For single-ended applications,
CLK0, /CLK0
CLK1, /CLK1
Active Input
OUT
will go LOW and
Precision Edge
SY100EP14U
CC
.
®

Related parts for sy100ep14u