mc68ec020 Freescale Semiconductor, Inc, mc68ec020 Datasheet - Page 191
![no-image](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_sml.jpg)
mc68ec020
Manufacturer Part Number
mc68ec020
Description
Microprocessors
Manufacturer
Freescale Semiconductor, Inc
Datasheet
1.MC68EC020.pdf
(306 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
mc68ec020AA16
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68ec020AA16
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
mc68ec020AA25
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mc68ec020AA25R
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mc68ec020FG25
Manufacturer:
FREESCALE
Quantity:
8 831
Company:
Part Number:
mc68ec020FG25
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68ec020FG25
Manufacturer:
MOTOROL
Quantity:
20 000
Company:
Part Number:
mc68ec020RP16
Manufacturer:
PHILIPS
Quantity:
49
Part Number:
mc68ec020RP16
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
mc68ec020RP25
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
The DR bit specifies the direction of the operand transfer. DR = 0 requests a transfer from
the main processor to the coprocessor, and DR = 1 specifies a transfer from the
coprocessor to the main processor.
If the effective addressing mode specifies the predecrement mode, the address register
used is decremented by the size of the operand before the transfer. The bytes within the
operand are then transferred to or from ascending addresses beginning with the location
specified by the decremented address register. In this mode, if A7 is used as the address
register and the operand length is one byte, A7 is decremented by two to maintain a word-
aligned stack.
For the postincrement effective addressing mode, the address register used is
incremented by the size of the operand after the transfer. The bytes within the operand
are transferred to or from ascending addresses beginning with the location specified by
the address register. In this mode, if A7 is used as the address register and the operand
length is one byte, A7 is incremented by two after the transfer to maintain a word-aligned
stack. Transferring odd length operands longer than one byte using the –(A7) or (A7)+
addressing modes can result in a stack pointer that is not word aligned.
The processor repeats the effective address calculation each time this primitive is issued
during the execution of a given instruction. The calculation uses the current contents of
any required address and data registers. The instruction must include a set of effective
address extension words for each repetition of a calculation that requires them. The
processor locates these words at the current scanPC location and increments the scanPC
by two for each word referenced in the instruction stream.
The MC68020/EC020 sign-extends a byte or word-sized operand to a long-word value
when it is transferred to an address register (A7–A0) using this primitive with the register
direct effective addressing mode. A byte or word-sized operand transferred to a data
register (D7–D0) only overwrites the lower byte or word of the data register.
7.4.10 Write to Previously Evaluated Effective Address Primitive
The write to previously evaluated effective address primitive transfers an operand from the
coprocessor to a previously evaluated effective address. This primitive applies to general
category instructions. If the coprocessor uses this primitive during the execution of a
conditional category instruction, the main processor initiates protocol violation exception
processing. Figure 7-30 shows the format of the write to previously evaluated effective
address primitive.
7-38
Figure 7-30. Write to Previously Evaluated Effective Address Primitive Format
15
CA
PC
14
13
1
12
0
11
0
10
0
M68020 USER’S MANUAL
9
0
8
0
7
LENGTH
MOTOROLA
0