uja1076tw/5v0/wd NXP Semiconductors, uja1076tw/5v0/wd Datasheet - Page 11

• Manufacturer Part Number: uja1076tw/5v0/wd
• Description: High-speed Can Core System Basis Chip
• Manufacturer: NXP Semiconductors

NXP Semiconductors
Table 4.
[1]
UJA1076_1
Product data sheet
Bit
15:13 A2, A1, A0
12
11
10:8
7
6
5
4
3
2:0
Bit NWP is set to it’s default value (100) after a reset.
Symbol
RO
WMC
NWP
SWR/WOS R/W
V1S
V2S
WLS1
WLS2
reserved
WD_and_Status register
[1]
6.2.3 WD_and_Status register
Access Power-on
R
R/W
R/W
R/W
R
R
R
R
R
default
000
0
0
100
-
-
-
-
-
000
Description
register address
access status
watchdog mode control
nominal watchdog period
software reset/watchdog off status
V1 status
V2 status
wake-up1 status
wake-up 2 status
0: register set to read/write
1: register set to read only
0: Normal mode: watchdog in Window mode; Standby mode: watchdog in
Timeout mode
1: Normal mode: watchdog in Timeout mode; Standby mode: watchdog in Off
mode
000: 8 ms
001: 16 ms
010: 32 ms
011: 64 ms
100: 128 ms
101: 256 ms
110: 1024 ms
111: 4096 ms
0: WDOFF pin LOW; watchdog mode determined by bit WMC
1: watchdog disabled due to HIGH level on pin WDOFF; results in software
reset
0: V1 output voltage above 90 % undervoltage recovery threshold (V
Table
1: V1 output voltage below 90 % undervoltage detection threshold (V
Table
0: V2 output voltage above undervoltage release threshold (V
1: V2 output voltage below undervoltage detection threshold (V
Table
0: WAKE1 input voltage below switching threshold (V
1: WAKE1 input voltage above switching threshold (V
0: WAKE2 input voltage below switching threshold (V
1: WAKE2 input voltage above switching threshold (V
Rev. 01 — 1 December 2009
9)
9)
9)
High-speed CAN core system basis chip
th(sw)
th(sw)
th(sw)
th(sw)
UJA1076
© NXP B.V. 2009. All rights reserved.
)
)
)
)
uvr
uvd
; see
;see
uvr
uvd
Table
; see
11 of 45
; see
9)